RISCV C and Triton AI-Benchmark
☆22Jan 28, 2026Updated last month
Alternatives and similar repositories for AI-Benchmark
Users that are interested in AI-Benchmark are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An experimental CPU backend for Triton☆185Feb 25, 2026Updated 3 weeks ago
- A fork of the BEVDet series .☆21Oct 8, 2023Updated 2 years ago
- RISC-V Matrix Specification☆23Dec 2, 2024Updated last year
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated last year
- ☆11Mar 19, 2025Updated last year
- Tenstorrent MLIR compiler☆250Updated this week
- ☆38Jan 7, 2026Updated 2 months ago
- HierCGRA: An Open-Source Framework for Large-Scale CGRA with Hierarchical Modeling and Automated Exploration☆14Mar 6, 2023Updated 3 years ago
- ☆20Dec 29, 2014Updated 11 years ago
- 一个轻量化的大模型推理框架☆21May 26, 2025Updated 9 months ago
- ☆17Mar 26, 2025Updated 11 months ago
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 4 months ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago
- minimal C implementation of speculative decoding based on llama2.c☆28Jul 15, 2024Updated last year
- A collection of specialized agent skills for AI infrastructure development, enabling Claude Code to write, optimize, and debug high-perfo…☆94Feb 2, 2026Updated last month
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆49Feb 11, 2026Updated last month
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆36Feb 21, 2024Updated 2 years ago
- Mille Crepe Bench: layer-wise performance analysis for deep learning frameworks.☆18Oct 22, 2019Updated 6 years ago
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆122Oct 26, 2022Updated 3 years ago
- DeepSeek-V3/R1 inference performance simulator☆189Mar 27, 2025Updated 11 months ago
- Official code base of the BEVDet series .☆11Oct 9, 2022Updated 3 years ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated last month
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- Development repository for the Triton-Linalg conversion☆217Feb 7, 2025Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 9 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆18Dec 18, 2023Updated 2 years ago
- ☆54Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Jul 5, 2025Updated 8 months ago
- upstream: https://github.com/RALC88/gem5☆33May 30, 2023Updated 2 years ago
- An experimental CPU backend for Triton (https//github.com/openai/triton)☆49Aug 18, 2025Updated 7 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆29Oct 20, 2024Updated last year
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆94Apr 26, 2025Updated 10 months ago
- ☆59Nov 29, 2025Updated 3 months ago
- A translator from Intel SSE intrinsics to RISCV-V Extension implementation☆25Aug 25, 2025Updated 6 months ago
- FlashTile is a CUDA Tile IR compiler that is compatible with NVIDIA's tileiras, targeting SM70 through SM121 NVIDIA GPUs.☆58Feb 6, 2026Updated last month
- Penn CIS 5650 (GPU Programming and Architecture) Final Project☆44Dec 11, 2023Updated 2 years ago
- ☆16Updated this week
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- ☆15Mar 30, 2024Updated last year