ordspecsim: The Swarm architecture simulator
☆24Feb 15, 2023Updated 3 years ago
Alternatives and similar repositories for sim
Users that are interested in sim are comparing it to the libraries listed below
Sorting:
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Feb 18, 2022Updated 4 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆22May 20, 2020Updated 5 years ago
- ☆26Oct 6, 2023Updated 2 years ago
- ☆31Feb 21, 2021Updated 5 years ago
- A parallel and distributed simulator for thousand-core chips☆27Apr 10, 2018Updated 7 years ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆36May 30, 2025Updated 9 months ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Mar 3, 2026Updated 2 weeks ago
- ☆14Feb 28, 2023Updated 3 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- Pin based tool for simulation of rack-scale disaggregated memory systems☆33Mar 8, 2025Updated last year
- ☆12Apr 26, 2023Updated 2 years ago
- A survey on architectural simulators focused on CPU caches.☆16Feb 8, 2020Updated 6 years ago
- RISC-V Matrix Specification☆23Dec 2, 2024Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Sep 3, 2021Updated 4 years ago
- ☆36Apr 20, 2021Updated 4 years ago
- HW/SW co-designed end-host RPC stack☆20Oct 28, 2021Updated 4 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Updated this week
- ☆25Feb 11, 2025Updated last year
- A Speculation-Aware Collaborative Dependence Analysis Framework☆28Jun 29, 2024Updated last year
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Mar 8, 2024Updated 2 years ago
- A fast and scalable x86-64 multicore simulator☆390Nov 27, 2023Updated 2 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Jul 22, 2025Updated 7 months ago
- Source code for the evaluated benchmarks and proposed cache management technique, GRASP, in [Faldu et al., HPCA'20].☆18Jan 23, 2020Updated 6 years ago
- ☆14Dec 15, 2022Updated 3 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆47Jan 26, 2023Updated 3 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago
- SixArm.com » Brew install scripts for our various packages☆12Apr 14, 2025Updated 11 months ago
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated 2 years ago
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆39Aug 31, 2025Updated 6 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆257Oct 6, 2022Updated 3 years ago
- ☆52Jan 16, 2025Updated last year
- The (open-source part of) code to reproduce "BPPSA: Scaling Back-propagation by Parallel Scan Algorithm".☆13Jun 7, 2021Updated 4 years ago
- A full-system, cycle-level simulator based on gem5 that provides complete support for all three CXL sub-protocols and all three types of …☆135Mar 4, 2026Updated 2 weeks ago
- A simple tool to convert mind map document between mindjet and xmind.☆14Apr 26, 2021Updated 4 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 11 months ago
- Tiered Memory Management Beyond Hotness (OSDI'25)☆33Jul 31, 2025Updated 7 months ago
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 4 months ago
- Modèles de schémas pour Graphviz☆19Apr 11, 2021Updated 4 years ago