SwarmArch / sim
ordspecsim: The Swarm architecture simulator
☆24Updated 2 years ago
Alternatives and similar repositories for sim:
Users that are interested in sim are comparing it to the libraries listed below
- ☆24Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆40Updated 2 months ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated 2 weeks ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 8 months ago
- STONNE Simulator integrated into SST Simulator☆17Updated 11 months ago
- Heterogeneous simulator for DECADES Project☆32Updated 10 months ago
- ☆91Updated last year
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 4 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- ☆29Updated 5 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- ☆15Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆18Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- EQueue Dialect☆40Updated 3 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- ☆18Updated last year
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 3 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated 3 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 2 years ago
- ☆25Updated 3 years ago
- ☆18Updated last month