RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
☆17Jul 20, 2023Updated 2 years ago
Alternatives and similar repositories for rustsbi-hifive-unmatched
Users that are interested in rustsbi-hifive-unmatched are comparing it to the libraries listed below
Sorting:
- RustSBI bootloader firmware and debug suite for Allwinner D1 SoC boards, including Nezha, Lichee and more☆19Oct 9, 2024Updated last year
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆42Aug 15, 2025Updated 6 months ago
- 自嗨虚拟化软件 - 'Enjoy yourself' type-1 hypervisor software☆25Apr 21, 2022Updated 3 years ago
- Test run any program on D1 Nezha board flash☆27Jul 29, 2022Updated 3 years ago
- Rust support for RISC-V Platform-Level Interrupt Controller☆10Oct 13, 2022Updated 3 years ago
- 调试大师：你见过最强的内核调试器☆36May 6, 2021Updated 4 years ago
- QEMU platform SBI support implementation, using RustSBI☆152Sep 26, 2025Updated 5 months ago
- 遍历设备树二进制对象☆14Nov 22, 2025Updated 3 months ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Jun 3, 2022Updated 3 years ago
- All public report slides, articles and meeting minutes related to RustSBI☆29Dec 14, 2025Updated 2 months ago
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- rewrite subset of linux 2.6 by OOP, C++ advanced topics☆10Jul 22, 2021Updated 4 years ago
- Kendryte K210 SBI support using RustSBI, provides privileged spec 1.12 environment by emulating it using 1.9.1☆37Feb 18, 2024Updated 2 years ago
- Towards a million-node RISC-V cluster.☆14Mar 6, 2025Updated last year
- Bare-metal multithreading on multi-core processor.☆18Sep 16, 2022Updated 3 years ago
- 基于 CUDA Driver API 的 cuda 运行时环境☆14Jul 30, 2025Updated 7 months ago
- Coffer is a RISC-V trusted execution environment developed in Rust.☆20Mar 3, 2022Updated 4 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated this week
- ☆42Nov 5, 2023Updated 2 years ago
- The file system module for rCore OS.☆50Jun 13, 2024Updated last year
- rustsbi 开发教程☆42Mar 6, 2023Updated 3 years ago
- Rust Hardware Abstraction Layer for Bouffalo chips☆23Sep 27, 2025Updated 5 months ago
- Naïve MIPS32 SoC implementation☆117Jun 23, 2020Updated 5 years ago
- Huawei Hi3861 RISC-V processor notes☆29Oct 22, 2023Updated 2 years ago
- ☆22Nov 27, 2021Updated 4 years ago
- ☆24Nov 4, 2021Updated 4 years ago
- Serialize & deserialize device tree binary using serde☆23Dec 4, 2025Updated 3 months ago
- hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.☆49Feb 20, 2023Updated 3 years ago
- RISC-V VM in Bash☆29Apr 3, 2025Updated 11 months ago
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆59Nov 30, 2023Updated 2 years ago
- ☆34Updated this week
- Proc macro implementation of #[naked]☆33Jun 5, 2023Updated 2 years ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 3 years ago
- Rapid prototyping and selection package for pure-Rust RISC-V firmware, with RustSBI + UEFI or RustSBI + LinuxBoot☆27Oct 18, 2024Updated last year
- [WIP] A tiny RISC-V hypervisor software written in Rust☆27Dec 8, 2020Updated 5 years ago
- RISC-V Supervisor Binary Interface (RISC-V SBI) library in Rust; runs on M or HS mode; good support for embedded Rust ecosystem. For bina…☆1,250Feb 10, 2026Updated 3 weeks ago
- 洛佳的异步内核实验室☆25May 22, 2021Updated 4 years ago
- 项目的主仓库☆26Sep 11, 2022Updated 3 years ago