🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the ecosystem supported by RISC-V
☆23Jun 14, 2026Updated this week
Alternatives and similar repositories for riscv-landscape
Users that are interested in riscv-landscape are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The RISC-V External Debug Security Specification☆20Jun 3, 2026Updated last week
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆70May 25, 2026Updated 3 weeks ago
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆35May 20, 2026Updated 3 weeks ago
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆59Apr 8, 2026Updated 2 months ago
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Documentation of the RISC-V C API☆86Jun 4, 2026Updated last week
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆110Jun 8, 2026Updated last week
- ☆34Apr 20, 2026Updated last month
- The RISC-V Server Platform specification defines a standardized set of hardware and sofware capabilities, that portable system software, …☆32Jun 1, 2026Updated 2 weeks ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 27, 2026Updated last month
- Nix flake for qemu with ESP32 and ESP32C3 support, built from the Espressif fork - for an example of usage see https://github.com/SFrijte…☆14May 29, 2026Updated 2 weeks ago
- ☆16Jul 23, 2024Updated last year
- my personal NixOS config☆13May 26, 2026Updated 3 weeks ago
- The PINE64.org community website built with Hugo☆26Jun 4, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Go bindings for LLama.cpp☆14Apr 11, 2023Updated 3 years ago
- ☆11Jul 2, 2024Updated last year
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated 2 years ago
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 7 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- ESP32-based portable Multi-Sensor Pod [in development]☆10Dec 3, 2023Updated 2 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Find XS-Leaks in the browser by diffing DOM-Graphs in two states☆18Jan 20, 2025Updated last year
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- A tool to flash BL602 via JTAG + serial without pressing buttons / setting jumpers☆12Jun 3, 2022Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Risc-V hypervisor for TEE development☆134Jan 14, 2026Updated 5 months ago
- Meetup in Bochum for Nix/NixOS users and those who want to become one☆20Jun 24, 2024Updated last year
- A gdbstub for connecting GDB to a RISC-V Debug Module☆29Oct 7, 2024Updated last year
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆17Apr 7, 2026Updated 2 months ago
- Cirros is a minimal vm for OpenStack here forked from lp:cirros☆18Jun 17, 2014Updated 11 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Synthesizable Uxn CPU☆18Jul 14, 2022Updated 3 years ago
- Smaller standard C libraries for embedded platforms. Based on https://keithp.com/cgit/newlib.git☆13Jan 4, 2019Updated 7 years ago
- ☆18Jul 26, 2024Updated last year
- "My 5-Year IoT Mission" presentation at Hackware 3 Dec 2019☆10Dec 3, 2019Updated 6 years ago
- ET Accelerator Firmware and Runtime☆46May 8, 2026Updated last month
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- S2E Core Engine Library☆15Jan 7, 2020Updated 6 years ago