Alternatives and similar repositories for riscv-dejagnu

Users that are interested in riscv-dejagnu are comparing it to the libraries listed below

• riscv / riscv-test-env
  ☆46Updated 3 weeks ago
• riscvarchive / riscv-strace
  RISC-V strace port
  ☆13Updated 8 years ago
• riscvarchive / riscv-fesvr
  RISC-V Frontend Server
  ☆63Updated 6 years ago
• riscvarchive / riscv-4th-workshop-tutorials
  4th RISC-V Workshop Tutorials
  ☆15Updated 8 years ago
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆74Updated last month
• freecores / freecores.github.io
  Freecores website
  ☆19Updated 8 years ago
• pulp-platform / bigpulp
  ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform
  ☆51Updated 3 years ago
• firesim / firechip
  Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …
  ☆57Updated 5 years ago
• open-power / pdbg
  PowerPC FSI Debugger
  ☆17Updated 2 months ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated 10 months ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆55Updated 5 years ago
• ccelio / riscv-boom-doc
  Documentation for the BOOM processor
  ☆47Updated 8 years ago
• onchipuis / mriscv_vivado
  A 32-bit Microcontroller for NEXYS4-DDR fpga based on mriscv.
  ☆13Updated 8 years ago
• veripool / dinotrace
  Simulation VCD waveform viewer, using old Motif UI
  ☆26Updated 2 years ago
• PrincetonUniversity / piton-linux
  Linux Kernel for OpenPiton
  ☆35Updated 2 years ago
• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated 2 years ago
• open-isa-org / open-isa.org
  Software, tools, documentation for Vegaboard platform
  ☆64Updated 5 years ago
• riscv-mcu / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC. Tweaked for microcontrollers.
  ☆31Updated 3 months ago
• openhwgroup / core-v-sw
  Main Repo for the OpenHW Group Software Task Group
  ☆17Updated 2 months ago
• teeshina / soc_leon3
  System on Chip SPARC V8 using leon3 CPU by Gaisler. C++, vhdl, v files.
  ☆11Updated 12 years ago
• openhwgroup / cv32e41p
  4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions
  ☆27Updated last year
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• lowRISC / lowrisc-toolchains
  UNSUPPORTED INTERNAL toolchain builds
  ☆39Updated 3 weeks ago
• eembc / telebench
  TeleBench™ is a suite of benchmarks that allows the users to approximate the performance of processors in modem and related fixed-telecom…
  ☆12Updated 4 years ago
• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 6 years ago
• chipsalliance / omnixtend
  OmniXtend cache coherence protocol
  ☆82Updated 4 years ago
• westerndigitalcorporation / swerv_eh1_fpga
  FPGA reference design for the the Swerv EH1 Core
  ☆71Updated 5 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆37Updated last year
• riscvarchive / riscv-clang
  ☆27Updated 6 years ago
• Galland / LEON2
  LEON2 SPARC CPU IP core LGPL by Gaisler Research
  ☆18Updated 12 years ago