pulp-platform / axi_nodeLinks
AXI X-Bar
☆19Updated 5 years ago
Alternatives and similar repositories for axi_node
Users that are interested in axi_node are comparing it to the libraries listed below
Sorting:
- ☆21Updated 5 years ago
- ☆16Updated 6 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- ☆21Updated 5 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- AXI4 with a FIFO integrated with VIP☆22Updated last year
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆34Updated 4 months ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- Implementation of the PCIe physical layer☆48Updated 2 months ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 7 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Updated 11 years ago
- ☆14Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆12Updated 10 years ago
- UVM resource from github, run simulation use YASAsim flow☆30Updated 5 years ago
- ☆29Updated last week
- ☆13Updated 7 months ago
- ☆19Updated last month
- Verification IP for UART protocol☆20Updated 5 years ago
- Simple single-port AXI memory interface☆46Updated last year
- ☆18Updated 9 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 9 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 9 years ago
- Contains commonly used UVM components (agents, environments and tests).☆30Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago