AXI X-Bar
☆19Apr 8, 2020Updated 5 years ago
Alternatives and similar repositories for axi_node
Users that are interested in axi_node are comparing it to the libraries listed below
Sorting:
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 10 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- ☆14Jun 30, 2019Updated 6 years ago
- Netlist and Verilog Haskell Package☆18Nov 21, 2010Updated 15 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated last month
- Example of a full DC synthesis script for a simple design☆13Feb 25, 2019Updated 7 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆29Oct 12, 2025Updated 4 months ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Extended and external tests for Verilator testing☆17Jan 25, 2026Updated last month
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- UVM Clock and Reset Agent☆14Jun 29, 2017Updated 8 years ago
- An application to simulate Tomasulo's algorithm☆11Jan 16, 2014Updated 12 years ago
- ☆22Mar 20, 2024Updated last year
- General Purpose I/O agent written in UVM☆18Jun 29, 2017Updated 8 years ago
- Mini RISC-V toolchain for Linux consisting of compiler, simulator and disassembler.☆12Sep 29, 2022Updated 3 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆65Jan 13, 2021Updated 5 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Apr 12, 2020Updated 5 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 4 months ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- ☆16Apr 21, 2019Updated 6 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Jan 15, 2024Updated 2 years ago
- Verdi like, verilog code signal trace and show hierarchy script☆19Oct 16, 2019Updated 6 years ago
- UVM/systemverilog/verilog/python VIM IDE☆16Aug 21, 2013Updated 12 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- YosysHQ SVA AXI Properties☆45Feb 7, 2023Updated 3 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- UVM VIP architecture generator☆20Aug 24, 2020Updated 5 years ago
- HLS code for Network on Chip (NoC)☆22Sep 11, 2020Updated 5 years ago
- AXI Formal Verification IP☆22Apr 28, 2021Updated 4 years ago
- An Ethernet MAC conforming to IEEE 802.3☆24May 13, 2017Updated 8 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆23Jul 6, 2018Updated 7 years ago