pulp-platform / axi_nodeLinks
AXI X-Bar
☆19Updated 5 years ago
Alternatives and similar repositories for axi_node
Users that are interested in axi_node are comparing it to the libraries listed below
Sorting:
- verification of simple axi-based cache☆18Updated 6 years ago
- ☆30Updated last month
- ☆16Updated 6 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Updated 5 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- Verification IP for UART protocol☆20Updated 5 years ago
- ☆21Updated 5 years ago
- ☆19Updated 2 weeks ago
- ☆21Updated 6 years ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 9 months ago
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- AXI4 with a FIFO integrated with VIP☆22Updated last year
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- CORE-V MCU UVM Environment and Test Bench☆24Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 10 months ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- ☆13Updated 8 months ago
- Direct Access Memory for MPSoC☆13Updated 5 months ago
- ☆14Updated 6 years ago
- Network on Chip for MPSoC☆28Updated 5 months ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆17Updated 4 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- ☆14Updated 3 weeks ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Simple single-port AXI memory interface☆46Updated last year
- Platform Level Interrupt Controller☆43Updated last year