☆23Oct 8, 2019Updated 6 years ago
Alternatives and similar repositories for axi_spi_master
Users that are interested in axi_spi_master are comparing it to the libraries listed below
Sorting:
- ☆22Feb 22, 2020Updated 6 years ago
- ☆28Jun 13, 2021Updated 4 years ago
- ☆14Jul 5, 2019Updated 6 years ago
- APB Logic☆24Feb 24, 2026Updated last week
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- ☆34Feb 17, 2026Updated 2 weeks ago
- ☆13Feb 13, 2021Updated 5 years ago
- Verilog modules for software-defined radio.☆19Dec 31, 2012Updated 13 years ago
- ☆58Feb 18, 2019Updated 7 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 6 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 10 years ago
- General Purpose AXI Direct Memory Access☆62May 12, 2024Updated last year
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 6 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- SystemVerilog examples and projects☆20Jun 10, 2025Updated 8 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆18Updated this week
- ☆16Apr 21, 2019Updated 6 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆22Nov 21, 2020Updated 5 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- Generate testbench for your verilog module.☆38Apr 3, 2018Updated 7 years ago
- Simple single-port AXI memory interface☆49Jun 7, 2024Updated last year
- A dedicated graphical processor for ray tracing☆21Jun 7, 2021Updated 4 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 5 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 2 weeks ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated 2 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆26Sep 9, 2025Updated 5 months ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- I2C controller core from Opencores.org☆27Oct 5, 2011Updated 14 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆30Nov 3, 2025Updated 4 months ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆26Apr 24, 2019Updated 6 years ago