☆26Oct 8, 2019Updated 6 years ago
Alternatives and similar repositories for axi_spi_master
Users that are interested in axi_spi_master are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆31Jun 13, 2021Updated 5 years ago
- ☆23Feb 22, 2020Updated 6 years ago
- ☆11Mar 2, 2025Updated last year
- ☆15Jul 5, 2019Updated 7 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- APB Logic☆27Jul 2, 2026Updated 3 weeks ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 6 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- ☆63Feb 18, 2019Updated 7 years ago
- General Purpose AXI Direct Memory Access☆77May 12, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Jul 16, 2026Updated last week
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 4 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 10 months ago
- ☆24Sep 23, 2015Updated 10 years ago
- MATLAB-based FIR filter and profile designer☆10Jan 25, 2017Updated 9 years ago
- Upstream eglibc + xilinx branches☆19Nov 7, 2013Updated 12 years ago
- ☆36Jul 2, 2026Updated 3 weeks ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆14Jun 30, 2019Updated 7 years ago
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆15Jan 17, 2025Updated last year
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 11 years ago
- ☆10Feb 27, 2020Updated 6 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆24Nov 21, 2020Updated 5 years ago
- POC code on side channel attack, including spectre attack and meltdown; verified on the BOOMv3 (smallBoomconfig)☆15Mar 3, 2022Updated 4 years ago
- This is an open CNN accelerator for everyone to use☆14Jul 15, 2019Updated 7 years ago
- An Assortment of Convolutional Neural Networks☆11Mar 10, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- Generate testbench for your verilog module.☆40Apr 3, 2018Updated 8 years ago
- I2C controller core from Opencores.org☆27Oct 5, 2011Updated 14 years ago
- ☆111Oct 19, 2018Updated 7 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 5 months ago
- SystemVerilog examples and projects☆21Jun 10, 2025Updated last year
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago