pulp-platform/axi_spi_master external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

pulp-platform/axi_spi_master

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/pulp-platform/axi_spi_master)

Close

pulp-platform / axi_spi_masterView on GitHubMore

• External links
• Readme badge

☆23Oct 8, 2019Updated 6 years ago

Alternatives and similar repositories for axi_spi_master

Users that are interested in axi_spi_master are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• pulp-platform / axi_spi_slave

  View on GitHub
  ☆28Jun 13, 2021Updated 4 years ago
• pulp-platform / axi2apb

  View on GitHub
  ☆22Feb 22, 2020Updated 6 years ago
• FarisHijazi / LZ4-Decompressor-Verilog

  View on GitHub
  Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language
  ☆17Feb 20, 2019Updated 7 years ago
• pulp-platform / apb_uart_sv

  View on GitHub
  ☆14Jul 5, 2019Updated 6 years ago
• freechipsproject / chisel-coverage

  View on GitHub
  A coverage library for Chisel designs
  ☆11Mar 12, 2020Updated 6 years ago
• antmicro / usb-test-suite-cocotb-usb

  View on GitHub
  ☆10Apr 8, 2021Updated 4 years ago
• Wissance / QuickSPI

  View on GitHub
  Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface
  ☆22Nov 21, 2017Updated 8 years ago
• ucb-bar / chisel-awl

  View on GitHub
  ☆13Feb 13, 2021Updated 5 years ago
• pulp-platform / apb

  View on GitHub
  APB Logic
  ☆24Feb 24, 2026Updated last month
• aignacio / ahb_lite_bus

  View on GitHub
  AHB Bus lite v3.0
  ☆17Aug 7, 2019Updated 6 years ago
• benreynwar / fpga-sdrlib

  View on GitHub
  Verilog modules for software-defined radio.
  ☆20Dec 31, 2012Updated 13 years ago
• pulp-platform / fpu

  View on GitHub
  ☆59Feb 18, 2019Updated 7 years ago
• aignacio / axi_dma

  View on GitHub
  General Purpose AXI Direct Memory Access
  ☆64May 12, 2024Updated last year
• CMU-SAFARI / MIG-7-PHY-DDR3-Controller

  View on GitHub
  A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.
  ☆11Aug 22, 2021Updated 4 years ago
• muzafferkal / axi-bfm

  View on GitHub
  AXI3 Bus Functional Models (Initiator & Target)
  ☆30Dec 26, 2022Updated 3 years ago
• pulp-platform / fpu_div_sqrt_mvp

  View on GitHub
  [UNRELEASED] FP div/sqrt unit for transprecision
  ☆27Sep 9, 2025Updated 6 months ago
• open-dv / dma_axi

  View on GitHub
  ☆16Apr 21, 2019Updated 6 years ago
• ucb-bar / cva6-wrapper

  View on GitHub
  Wrapper for ETH Ariane Core
  ☆22Sep 2, 2025Updated 6 months ago
• analogdevicesinc / ad937x-filter-wizard

  View on GitHub
  MATLAB-based FIR filter and profile designer
  ☆10Jan 25, 2017Updated 9 years ago
• pulp-platform / axi_llc

  View on GitHub
  ☆34Feb 17, 2026Updated last month
• Xilinx / eglibc

  View on GitHub
  Upstream eglibc + xilinx branches
  ☆18Nov 7, 2013Updated 12 years ago
• eanchlia / NN_Network_On_Chip

  View on GitHub
  Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…
  ☆12Feb 12, 2019Updated 7 years ago
• zhouzaixin / arm_soc

  View on GitHub
  ☆14Jun 30, 2019Updated 6 years ago
• Caiyujie007 / OpenVPU

  View on GitHub
  This is an open CNN accelerator for everyone to use
  ☆14Jul 15, 2019Updated 6 years ago
• tukl-msd / finance.zynqpricer.hls

  View on GitHub
  Heston implementation for Zynq with Vivado HLS
  ☆16Jun 30, 2015Updated 10 years ago
• pulp-platform / pulp-builder

  View on GitHub
  ☆10Feb 27, 2020Updated 6 years ago
• athlaing / CNN

  View on GitHub
  An Assortment of Convolutional Neural Networks
  ☆11Mar 10, 2019Updated 7 years ago
• merledu / TileLink

  View on GitHub
  TileLink Uncached Lightweight (TL-UL) implementation on Chisel.
  ☆22Nov 21, 2020Updated 5 years ago
• xfguo / tbgen

  View on GitHub
  Generate testbench for your verilog module.
  ☆39Apr 3, 2018Updated 7 years ago
• jiangjiali66 / zynq_examples

  View on GitHub
  ☆24Sep 23, 2015Updated 10 years ago
• trondd / oc-i2c

  View on GitHub
  I2C controller core from Opencores.org
  ☆27Oct 5, 2011Updated 14 years ago
• hdlguy / make_for_vivado

  View on GitHub
  experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.
  ☆23Feb 17, 2026Updated last month
• google / bottlerocket

  View on GitHub
  ☆110Oct 19, 2018Updated 7 years ago
• mayurkubavat / SystemVerilog

  View on GitHub
  SystemVerilog examples and projects
  ☆20Jun 10, 2025Updated 9 months ago
• fpgasystems / dma-driver

  View on GitHub
  ☆21Dec 9, 2018Updated 7 years ago
• forever-gk / AHB-SystemVerilog

  View on GitHub
  ☆18Apr 5, 2015Updated 10 years ago
• egk696 / an-ethernet-controller

  View on GitHub
  A lightweight Ethernet MAC Controller IP for FPGA prototyping
  ☆14Oct 19, 2020Updated 5 years ago
• zhuzhzh / verilog_emacsauto.vim

  View on GitHub
  verilog filetype plugin to enable emacs verilog-mode autos
  ☆25Apr 24, 2022Updated 3 years ago
• hellgate202 / crc_calc

  View on GitHub
  Simple and effective parallel CRC calculator written in synthesizable SystemVerilog
  ☆15Apr 11, 2019Updated 6 years ago