pulp-platform / axi_spi_masterLinks
☆21Updated 5 years ago
Alternatives and similar repositories for axi_spi_master
Users that are interested in axi_spi_master are comparing it to the libraries listed below
Sorting:
- ☆20Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆20Updated 2 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- verification of simple axi-based cache☆18Updated 6 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 5 years ago
- HYF's high quality verilog codes☆13Updated 5 months ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- ☆25Updated 4 years ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated 10 months ago
- AXI Interconnect☆49Updated 3 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- DOULOS Easier UVM Code Generator☆34Updated 8 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- ☆13Updated 5 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Updated 8 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆34Updated 5 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 3 months ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago