huxuan0307 / XuanTieC910
Rewrite XuanTieC910 with chisel3
☆11Updated 2 years ago
Alternatives and similar repositories for XuanTieC910:
Users that are interested in XuanTieC910 are comparing it to the libraries listed below
- Open source high performance IEEE-754 floating unit☆68Updated last year
- ☆32Updated 2 weeks ago
- ☆31Updated 3 weeks ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆38Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆60Updated last year
- ☆64Updated 2 years ago
- ☆64Updated 2 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆38Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆65Updated 8 months ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- For contributions of Chisel IP to the chisel community.☆60Updated 5 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆49Updated 2 years ago
- chipyard in mill :P☆77Updated last year
- ☆17Updated last year
- ☆34Updated last week
- Run Rocket Chip on VCU128☆30Updated 4 months ago
- ☆22Updated last year
- ☆82Updated last month
- Pure digital components of a UCIe controller☆59Updated 3 weeks ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆14Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- ☆19Updated 3 years ago
- Open-source non-blocking L2 cache☆38Updated this week
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated this week
- Original test vector of RISC-V Vector Extension☆11Updated 4 years ago
- "aura" my super-scalar O3 cpu core☆24Updated 10 months ago
- Vector processor for RISC-V vector ISA☆116Updated 4 years ago