huxuan0307 / XuanTieC910Links
Rewrite XuanTieC910 with chisel3
☆12Updated 2 years ago
Alternatives and similar repositories for XuanTieC910
Users that are interested in XuanTieC910 are comparing it to the libraries listed below
Sorting:
- Open source high performance IEEE-754 floating unit☆75Updated last year
- ☆33Updated 3 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- ☆86Updated last month
- ☆18Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- ☆64Updated 2 years ago
- ☆31Updated 3 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Open-source high-performance non-blocking cache☆85Updated last month
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆103Updated 2 months ago
- ☆68Updated 4 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- ☆22Updated 2 years ago
- ☆65Updated 2 weeks ago
- This repo includes XiangShan's function units☆26Updated 3 weeks ago
- chipyard in mill :P☆78Updated last year
- ☆36Updated 6 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆23Updated 3 weeks ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated last month
- Verilog极简教程☆36Updated 6 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- Provides various testers for chisel users☆100Updated 2 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆49Updated 2 years ago
- Pure digital components of a UCIe controller☆63Updated last week
- Various caches written in Verilog-HDL☆124Updated 10 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 11 months ago