Csuk0914 / dnn-rtlLinks
Verilog RTL Implementation of DNN
☆10Updated 7 years ago
Alternatives and similar repositories for dnn-rtl
Users that are interested in dnn-rtl are comparing it to the libraries listed below
Sorting:
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆35Updated last year
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- ☆13Updated 10 years ago
- ☆27Updated 6 years ago
- course design☆22Updated 7 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆15Updated 6 years ago
- A simple cycle-accurate DaDianNao simulator☆13Updated 6 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆22Updated 9 years ago
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 8 months ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Updated 6 years ago
- NoC based MPSoC☆11Updated 11 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆19Updated 6 years ago
- ☆18Updated 3 weeks ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- CNN accelerator☆27Updated 8 years ago
- Wraps the NVDLA project for Chipyard integration☆21Updated last month
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆13Updated last year
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆18Updated 3 years ago
- ☆36Updated 4 years ago
- ☆13Updated 8 months ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆17Updated this week
- Template for project1 TPU☆19Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- ☆30Updated 5 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 11 years ago
- matrix-coprocessor for RISC-V☆23Updated 6 months ago