Csuk0914 / dnn-rtlLinks
Verilog RTL Implementation of DNN
☆10Updated 7 years ago
Alternatives and similar repositories for dnn-rtl
Users that are interested in dnn-rtl are comparing it to the libraries listed below
Sorting:
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Updated last year
- ☆28Updated 6 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆16Updated 6 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- course design☆23Updated 7 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Updated 10 months ago
- The official NaplesPU hardware code repository☆21Updated 6 years ago
- CNN accelerator using NoC architecture☆17Updated 7 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆20Updated 7 years ago
- ☆13Updated 10 years ago
- ☆17Updated 3 months ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Updated 10 years ago
- ☆14Updated 10 months ago
- NoC based MPSoC☆11Updated 11 years ago
- Wraps the NVDLA project for Chipyard integration☆22Updated 4 months ago
- A configurable general purpose graphics processing unit for☆11Updated 6 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- A simple cycle-accurate DaDianNao simulator☆13Updated 6 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆21Updated 3 weeks ago
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- ☆20Updated 2 weeks ago
- CNN accelerator☆28Updated 8 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Updated 7 years ago
- ☆10Updated 3 years ago
- HLS for Networks-on-Chip☆39Updated 4 years ago
- Template for project1 TPU☆21Updated 4 years ago
- FPU Generator☆20Updated 4 years ago