Verilog RTL Implementation of DNN
☆10Jun 26, 2018Updated 8 years ago
Alternatives and similar repositories for dnn-rtl
Users that are interested in dnn-rtl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆20Nov 18, 2018Updated 7 years ago
- SystemVerilog implementation of a Dynamically Weighted Round Robin arbiter☆14Mar 21, 2017Updated 9 years ago
- fork from bitbucket.org/hsharma35/dnnweaver.public☆10Sep 24, 2018Updated 8 years ago
- ☆10Feb 5, 2021Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Jan 27, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Just A Really Very Impressive Systemverilog UVM Kit☆17Dec 17, 2020Updated 5 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 5 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆452Dec 2, 2019Updated 6 years ago
- 笔记整理 Skill：一个用于 Claude Code 的课程资料、PDF、PPT、题库整理成 Markdown/Obsidian 复习笔记的 Claude Skill。☆17Jun 30, 2026Updated 4 months ago
- ☆10Dec 30, 2022Updated 3 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- High Throughput Image Filters on FPGAs☆13Oct 17, 2017Updated 9 years ago
- ☆15Jun 1, 2019Updated 7 years ago
- Hardware design with Chisel☆36Feb 9, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆22Oct 12, 2026Updated 3 weeks ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆25Dec 11, 2023Updated 2 years ago
- Libraries useful for Dafny programs☆49Aug 19, 2025Updated last year
- ☆26Feb 26, 2024Updated 2 years ago
- 将 Verilog 设计规范、流水线模式与 FPGA 优化笔记结构化为可查询的本地知识库，供本地智能代理或脚本检索并返回带出处的实现建议与示例代码。☆28May 23, 2026Updated 5 months ago
- ☆46Mar 31, 2025Updated last year
- ☆18Nov 19, 2023Updated 2 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- WorkBuddy + Obsidian 知识库构建系统，基于元一思想四原则☆15May 10, 2026Updated 5 months ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆22Dec 10, 2018Updated 7 years ago
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆23Dec 28, 2015Updated 10 years ago
- A Microsoft-SEAL-compatible implementation of homomorphic encryption targeting Azure Sphere and other embedded devices.☆58Jan 24, 2022Updated 4 years ago
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"☆18Jul 30, 2019Updated 7 years ago
- This is the repository for the first-order masked Kyber on ARM Cortex-M4☆23Nov 2, 2023Updated 3 years ago
- In this repository, Multidimensional Kalman Filter and sensor fusion are implemented to predict the trajectories for constant velocity mo…☆20Jun 30, 2022Updated 4 years ago
- WorkBuddy加速瘦身：体检+瘦身技能，专治越用越慢、token/积分消耗大☆13Oct 21, 2026Updated 2 weeks ago
- Repo for PyChart 1.39, refs http://download.gna.org/pychart/☆10Sep 29, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆22Oct 29, 2023Updated 3 years ago
- Lock-free work stealing deque written in C. This is implemented after Chapter 16 of "The Art of Multiprocessor Programming."☆19May 27, 2011Updated 15 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 8 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 13 years ago
- Completed Verilog Pre-labs for the EECS2021 course at York University, Toronto, Canada☆10Mar 31, 2023Updated 3 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆22May 4, 2023Updated 3 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆65Sep 30, 2019Updated 7 years ago