shrut1996 / Cache-ImplementationLinks
Implementation of a cache memory in verilog
☆14Updated 7 years ago
Alternatives and similar repositories for Cache-Implementation
Users that are interested in Cache-Implementation are comparing it to the libraries listed below
Sorting:
- A Verilog implementation of a processor cache.☆28Updated 7 years ago
- Two Level Cache Controller implementation in Verilog HDL☆52Updated 5 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated last year
- General Purpose AXI Direct Memory Access☆58Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- ☆53Updated 6 years ago
- ☆34Updated 6 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆31Updated 3 years ago
- Advanced Architecture Labs with CVA6☆67Updated last year
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- 6-stage in-order dual-issue superscalar risc-v cpu with floating point unit☆14Updated last month
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated 3 weeks ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆35Updated 2 years ago
- Vector processor for RISC-V vector ISA☆126Updated 4 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆112Updated last week
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆63Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Updated 3 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆76Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆69Updated 8 months ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆34Updated last year
- Simple single-port AXI memory interface☆45Updated last year
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- Platform Level Interrupt Controller☆41Updated last year
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Updated last year
- Simple cache design implementation in verilog☆49Updated last year