shrut1996 / Cache-ImplementationLinks
Implementation of a cache memory in verilog
☆14Updated 7 years ago
Alternatives and similar repositories for Cache-Implementation
Users that are interested in Cache-Implementation are comparing it to the libraries listed below
Sorting:
- Two Level Cache Controller implementation in Verilog HDL☆49Updated 5 years ago
- A Verilog implementation of a processor cache.☆28Updated 7 years ago
- ☆34Updated 6 years ago
- General Purpose AXI Direct Memory Access☆53Updated last year
- A verilog implementation for Network-on-Chip☆74Updated 7 years ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- Vector processor for RISC-V vector ISA☆121Updated 4 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆22Updated last year
- Asynchronous fifo in verilog☆35Updated 9 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 6 months ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆27Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆102Updated 2 months ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆59Updated 11 months ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆14Updated 5 months ago
- ☆51Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 2 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆44Updated 2 years ago
- round robin arbiter☆74Updated 11 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- ☆56Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated this week
- Simple cache design implementation in verilog☆49Updated last year
- DDR2 memory controller written in Verilog☆77Updated 13 years ago