OSCPU / ysyx-examLinks
☆21Updated last year
Alternatives and similar repositories for ysyx-exam
Users that are interested in ysyx-exam are comparing it to the libraries listed below
Sorting:
- ☆89Updated last month
- ☆67Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆186Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆86Updated this week
- Modern co-simulation framework for RISC-V CPUs☆159Updated last week
- ☆68Updated 9 months ago
- Pick your favorite language to verify your chip.☆72Updated this week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 7 months ago
- ☆156Updated last week
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆214Updated 5 months ago
- ☆64Updated 3 years ago
- Run rocket-chip on FPGA☆76Updated last week
- XiangShan Frontend Develop Environment☆68Updated last week
- Documentation for XiangShan Design☆35Updated 3 weeks ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- ☆18Updated 2 years ago
- 一生一芯的信息发布和内容网站☆135Updated last year
- AXI协议规范中文翻译版☆165Updated 3 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆176Updated 4 years ago
- An exquisite superscalar RV32GC processor.☆161Updated 10 months ago
- ☆70Updated 2 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated last month
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last week
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆25Updated 11 months ago
- Build mini linux for your own RISC-V emulator!☆24Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆112Updated 3 years ago
- ☆14Updated 3 months ago