OSCPU / ysyx-examLinks
☆22Updated 2 years ago
Alternatives and similar repositories for ysyx-exam
Users that are interested in ysyx-exam are comparing it to the libraries listed below
Sorting:
- ☆91Updated 3 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- ☆70Updated 11 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆193Updated last year
- Modern co-simulation framework for RISC-V CPUs☆170Updated this week
- ☆89Updated 2 months ago
- ☆67Updated last year
- ☆19Updated 2 years ago
- ☆160Updated last month
- XiangShan Frontend Develop Environment☆68Updated last week
- Run rocket-chip on FPGA☆77Updated 2 months ago
- ☆64Updated 3 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆218Updated 2 months ago
- "aura" my super-scalar O3 cpu core☆25Updated last year
- AXI协议规范中文翻译版☆171Updated 3 years ago
- Pick your favorite language to verify your chip.☆76Updated last week
- ☆214Updated 3 weeks ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 4 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆182Updated 4 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- ☆65Updated 5 years ago
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆46Updated 2 months ago
- Documentation for XiangShan Design☆40Updated last week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Updated 9 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Updated last month
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- ☆47Updated 3 years ago
- 一生一芯的信息发布和内容网站☆136Updated 2 years ago
- ☆127Updated 3 years ago
- ☆72Updated 2 years ago