☆22Nov 25, 2023Updated 2 years ago
Alternatives and similar repositories for ysyx-exam
Users that are interested in ysyx-exam are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A real-time image acquisition system based on autonomous SDRAM, using automatic read-write FIFO and VGA drivers☆11Feb 7, 2023Updated 3 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 3 years ago
- ☆99Oct 23, 2026Updated last week
- 我的一生一芯项目☆16Dec 14, 2021Updated 4 years ago
- ☆17Jul 23, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆16Dec 4, 2025Updated 10 months ago
- Nix template for the chisel-based industrial designing flows.☆58Jul 21, 2026Updated 3 months ago
- Hardware design with Chisel☆36Feb 9, 2023Updated 3 years ago
- Super fast RISC-V ISA emulator for XiangShan processor☆353Updated this week
- 一生一芯的信息发布和内容网站☆140Nov 21, 2023Updated 2 years ago
- RISC-V SoC designed by students in UCAS☆1,561Updated this week
- ☆126Jul 2, 2022Updated 4 years ago
- Knowledge Graph of FPGA☆14Aug 21, 2021Updated 5 years ago
- ☆17Aug 19, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 10 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆54Mar 31, 2026Updated 7 months ago
- ☆12Jan 19, 2022Updated 4 years ago
- 电子科技大学的计算机组成原理实验课，并在此基础上实现了汇编编译器☆10Jun 14, 2022Updated 4 years ago
- 基于极小极大算法的中国象棋对弈程序☆11May 11, 2021Updated 5 years ago
- 一份面向UCAS本科计算机科学与技术专业同学的基础指南☆37Feb 1, 2023Updated 3 years ago
- NJU Virtual Board☆342Oct 12, 2026Updated 3 weeks ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Static binaries updated hourly☆17Updated this week
- ☆21Sep 14, 2026Updated last month
- A framework for ysyx flow☆14Oct 31, 2024Updated 2 years ago
- Qt/C++ library wrapping libwayland☆12Oct 9, 2024Updated 2 years ago
- 一个五子棋人机对战AI，界面用pygame，方法用minmax搜索☆11May 14, 2017Updated 9 years ago
- Automated Repair of Verilog Hardware Descriptions☆40Jan 16, 2025Updated last year
- a riscv32 rv32imc emulator written in c.☆33May 7, 2026Updated 5 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆220Sep 24, 2026Updated last month
- Formulated testbench using System Verilog and UVM and verified I2C bus controller with APB interface☆15Dec 8, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The User Guide of XiangShan.☆22Oct 20, 2026Updated last week
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated 2 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 5 years ago
- Chisel Things for OFDM☆33Jul 1, 2020Updated 6 years ago
- DDR2 memory controller written in Verilog☆86Feb 28, 2012Updated 14 years ago
- 根据计算机组成与原理的课程设计 要求编写的 cpu 模拟器，可以读取特定的汇编指令集文件，并以执行一条微指令为最小单位进行单步执行和全部执行。☆13Dec 26, 2019Updated 6 years ago
- Scripts to automate building linux images for my emulator riscv_em☆16Jul 27, 2026Updated 3 months ago