Project Peppercorn GateMate Test Cases
☆17Feb 25, 2026Updated 4 months ago
Alternatives and similar repositories for prjpeppercorn-test-cases
Users that are interested in prjpeppercorn-test-cases are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated last year
- Re-coded Gowin GW1N primitives for Verilator use☆24Aug 19, 2022Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆65Nov 14, 2025Updated 8 months ago
- LiteX Accelerator Block for GNU Radio☆23Feb 6, 2022Updated 4 years ago
- Apache NuttX RTOS on FPGA☆16Feb 20, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PCIe stack written in Amaranth.☆17Apr 27, 2026Updated 2 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆36Jan 17, 2026Updated 6 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆45Jun 16, 2026Updated last month
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 5 months ago
- ☆12Jun 4, 2021Updated 5 years ago
- Portable HyperRAM controller☆69Dec 8, 2024Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 13 years ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆15Jul 9, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆76Apr 24, 2026Updated 2 months ago
- Files and documentation for Pico-Dirty-Blaster Workshop☆20Jun 21, 2025Updated last year
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆33Sep 1, 2022Updated 3 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆40Jan 11, 2026Updated 6 months ago
- ULX5M with GateMate with SDRAM☆60Jul 12, 2026Updated last week
- Demo projects for various Kintex FPGA boards☆71May 29, 2026Updated last month
- ☆22Mar 5, 2022Updated 4 years ago
- Schoko Computer☆11Jun 7, 2023Updated 3 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆98May 8, 2026Updated 2 months ago
- ☆18Jul 9, 2025Updated last year
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆44Mar 24, 2026Updated 3 months ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆71Jan 30, 2026Updated 5 months ago
- Demonstration of the YoWASP toolchain being used with Visual Studio Code to program a Radiona ULX3S board☆11Jan 1, 2024Updated 2 years ago
- Simulation VCD waveform viewer, using old Motif UI☆28Apr 8, 2023Updated 3 years ago
- A configurable SRAM generator☆66Jun 28, 2026Updated 3 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- ☆22Feb 3, 2026Updated 5 months ago
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆25Updated this week
- pcie datalink layer implementation in verilog/systemverilog☆15May 22, 2026Updated last month
- Notes on/tools for/new firmware for (?) a PDC002 USB PD cable☆17Apr 8, 2021Updated 5 years ago
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- Benchmarking GNSS system at the Xilinx PYNQ FPGA based platform☆15Apr 26, 2024Updated 2 years ago