Analyze experimental data with Programming by Navigation
☆13Updated this week
Alternatives and similar repositories for honeybee
Users that are interested in honeybee are comparing it to the libraries listed below
Sorting:
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- LEC - Logic Equivalence Checking - Formal Verification☆32Updated this week
- ☆16Jan 25, 2026Updated last month
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆15Jul 9, 2025Updated 7 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- design and verification of asynchronous circuits☆43Jan 18, 2026Updated last month
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- 21st century electronic design automation tools, written in Rust.☆36Feb 20, 2026Updated last week
- ☆40Feb 11, 2026Updated 2 weeks ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- ☆27Mar 31, 2025Updated 10 months ago
- ☆16Jan 5, 2022Updated 4 years ago
- Egraphs Modulo Theories☆18Jun 10, 2025Updated 8 months ago
- Alternative implementation of the logical framework Dedukti in Rust☆23Apr 10, 2025Updated 10 months ago
- ☆19Jan 2, 2026Updated last month
- ☆19Jul 12, 2024Updated last year
- Code for enumeration from a CFG☆20Sep 25, 2023Updated 2 years ago
- ☆22Dec 2, 2022Updated 3 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- IC3PO: IC3 for Proving Protocol Properties☆28Sep 10, 2024Updated last year
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- ROSA: Finding Backdoors with Fuzzing☆42Jun 30, 2025Updated 7 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- ☆32Sep 29, 2025Updated 4 months ago
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- ☆40Jan 22, 2026Updated last month
- LLM Evaluation Benchmark on Hardware Formal Verification☆36Apr 3, 2025Updated 10 months ago
- A design automation framework to engineer decision diagrams yourself☆26Updated this week
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆40Nov 29, 2025Updated 2 months ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Jul 1, 2023Updated 2 years ago
- Easy SMT solver interaction☆34Feb 3, 2026Updated 3 weeks ago
- Reference compiler for c0☆39Dec 11, 2025Updated 2 months ago
- Refazer: Learning Program Transformations from Examples☆30Mar 25, 2018Updated 7 years ago
- This is a Login application for Android using Parse server.☆10Nov 26, 2018Updated 7 years ago
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆46Updated this week
- ☆37Jun 19, 2019Updated 6 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆45Apr 9, 2025Updated 10 months ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Updated this week