amaranth-lang / rtl-debugger
VS Code based debugger for hardware designs in Amaranth or Verilog
☆36Updated 3 months ago
Alternatives and similar repositories for rtl-debugger:
Users that are interested in rtl-debugger are comparing it to the libraries listed below
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 5 months ago
- An FPGA reverse engineering and documentation project☆39Updated last week
- assorted library of utility cores for amaranth HDL☆86Updated 6 months ago
- Another size-optimized RISC-V CPU for your consideration.☆59Updated 2 weeks ago
- System on Chip toolkit for Amaranth HDL☆86Updated 5 months ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- ☆22Updated 3 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆28Updated 6 months ago
- LiteX project for the ButterStick bootloader☆13Updated 2 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆38Updated 3 years ago
- ☆40Updated 2 years ago
- Virtual development board for HDL design☆41Updated last year
- DVI video out example for prjtrellis☆16Updated 6 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- RFCs for changes to the Amaranth language and standard components☆18Updated 6 months ago
- cocotb extension for nMigen☆16Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- I want to learn [n]Migen.☆40Updated 5 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- Board definitions for Amaranth HDL☆110Updated last month
- Reusable Verilog 2005 components for FPGA designs☆40Updated 3 weeks ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 8 months ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 3 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆95Updated last year