amaranth-lang / rtl-debuggerLinks
VS Code based debugger for hardware designs in Amaranth or Verilog
☆39Updated 10 months ago
Alternatives and similar repositories for rtl-debugger
Users that are interested in rtl-debugger are comparing it to the libraries listed below
Sorting:
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆27Updated last week
- Another size-optimized RISC-V CPU for your consideration.☆57Updated 3 weeks ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 4 months ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- System on Chip toolkit for Amaranth HDL☆95Updated last year
- Industry standard I/O for Amaranth HDL☆30Updated last year
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- Exploring gate level simulation☆58Updated 6 months ago
- An FPGA reverse engineering and documentation project☆58Updated this week
- Miscellaneous ULX3S examples (advanced)☆80Updated 3 months ago
- cocotb extension for nMigen☆17Updated 3 years ago
- The open-source Zynq 7000 BSP generator for openXC7☆45Updated 9 months ago
- The Critical Path - a rambly FPGA blog☆50Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 9 months ago
- My pergola FPGA projects☆30Updated 4 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- Cyclone V bitstream reverse-engineering project☆124Updated 2 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆31Updated last year
- 妖刀夢渡☆63Updated 6 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆33Updated 10 months ago
- ☆43Updated 2 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- End-to-end synthesis and P&R toolchain☆89Updated last month
- Graded exercises for nMigen (WIP)☆55Updated 4 years ago
- ☆70Updated last year