amaranth-lang / rtl-debugger
VS Code based debugger for hardware designs in Amaranth or Verilog
☆32Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for rtl-debugger
- Industry standard I/O for Amaranth HDL☆26Updated last month
- RISC-V Processor written in Amaranth HDL☆31Updated 2 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆30Updated 8 months ago
- DVI video out example for prjtrellis☆16Updated 5 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆39Updated 6 months ago
- System on Chip toolkit for Amaranth HDL☆84Updated last month
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- Another size-optimized RISC-V CPU for your consideration.☆47Updated last week
- Smol 2-stage RISC-V processor in nMigen☆25Updated 3 years ago
- User-friendly explanation of Yosys options☆111Updated 3 years ago
- I want to learn [n]Migen.☆39Updated 4 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆36Updated 3 years ago
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆44Updated last week
- RFCs for changes to the Amaranth language and standard components☆17Updated last month
- assorted library of utility cores for amaranth HDL☆81Updated last month
- Experiments with Yosys cxxrtl backend☆46Updated 10 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆36Updated last year
- USB virtual model in C++ for Verilog☆28Updated 3 weeks ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆14Updated 7 months ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆39Updated this week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆47Updated this week
- ☆43Updated 7 months ago
- Yet Another Debug Transport☆20Updated 2 years ago
- cocotb extension for nMigen☆15Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- ☆22Updated 2 years ago
- ☆10Updated this week
- ☆57Updated 2 months ago