Alternatives and similar repositories for rtl-debugger

Users that are interested in rtl-debugger are comparing it to the libraries listed below

• YosysHQ / prjpeppercorn
  Project Peppercorn - GateMate FPGA Bitstream Documentation
  ☆31Updated this week
• GuzTech / misato
  RISC-V Processor written in Amaranth HDL
  ☆39Updated 3 years ago
• ydnatag / nmigen-cocotb
  cocotb extension for nMigen
  ☆17Updated 3 years ago
• Wren6991 / Hazard2
  Smol 2-stage RISC-V processor in nMigen
  ☆26Updated 4 years ago
• amaranth-lang / amaranth-stdio
  Industry standard I/O for Amaranth HDL
  ☆31Updated last year
• regymm / GenZ
  The open-source Zynq 7000 BSP generator for openXC7
  ☆49Updated 11 months ago
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆58Updated last week
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆98Updated last year
• colognechip / gatemate_ila
  The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …
  ☆58Updated 2 months ago
• apertus-open-source-cinema / naps
  An experiment for building gateware for the axiom micro / beta using amaranth-hdl
  ☆45Updated 7 months ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆93Updated last month
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆113Updated 4 years ago
• prjunnamed / prjcombine
  An FPGA reverse engineering and documentation project
  ☆63Updated this week
• amaranth-farm / amlib
  assorted library of utility cores for amaranth HDL
  ☆99Updated last year
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆50Updated 11 months ago
• bieganski / mtkcpu
  RISC-V CPU implementation in Amaranth HDL (aka nMigen)
  ☆33Updated last year
• ECP5-PCIe / ECP5-PCIe
  Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe
  ☆102Updated 2 years ago
• daveshah1 / prjtrellis-dvi
  DVI video out example for prjtrellis
  ☆17Updated 6 years ago
• RobertBaruch / amaranth-tutorial
  ☆47Updated 2 years ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆59Updated 8 months ago
• efabless / clear
  ☆71Updated last year
• emard / ulx3s-misc
  Miscellaneous ULX3S examples (advanced)
  ☆81Updated 6 months ago
• OLIMEX / GateMateA1-EVB
  Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040
  ☆35Updated last month
• no2fpga / no2bootloader
  USB DFU bootloader gateware / firmware for FPGAs
  ☆69Updated last year
• whitequark / Yumewatari
  妖刀夢渡
  ☆63Updated 6 years ago
• lambdaconcept / lambdasoc
  ☆44Updated 10 months ago
• GMM-7550 / gmm7550-hardware
  CologneChip GateMate FPGA Module: GMM-7550
  ☆27Updated 2 months ago
• kbeckmann / pergola_projects
  My pergola FPGA projects
  ☆30Updated 4 years ago
• lambdaconcept / lambdaUSB
  A configurable USB 2.0 device core
  ☆32Updated 5 years ago
• kbob / nmigen-examples
  I want to learn [n]Migen.
  ☆44Updated 5 years ago