VS Code based debugger for hardware designs in Amaranth or Verilog
☆39Dec 3, 2024Updated last year
Alternatives and similar repositories for rtl-debugger
Users that are interested in rtl-debugger are comparing it to the libraries listed below
Sorting:
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated last week
- Another size-optimized RISC-V CPU for your consideration.☆60Mar 10, 2026Updated last week
- System on Chip toolkit for Amaranth HDL☆100Mar 3, 2026Updated 2 weeks ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- RFCs for changes to the Amaranth language and standard components☆18Jan 26, 2026Updated last month
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆66Mar 12, 2026Updated last week
- Industry standard I/O for Amaranth HDL☆31Jan 27, 2026Updated last month
- ☆22Jul 29, 2025Updated 7 months ago
- Logic circuit analysis and optimization☆46Feb 2, 2026Updated last month
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆33Jul 15, 2021Updated 4 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆21Oct 26, 2025Updated 4 months ago
- 21st century electronic design automation tools, written in Rust.☆36Updated this week
- LiteX project for the ButterStick bootloader☆14Mar 13, 2023Updated 3 years ago
- Example of using a eurorack-pmod as an 8-channel (4in + 4out) USB sound card, based on the LUNA project.☆12Nov 18, 2025Updated 4 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- SNES for MiSTer☆16Sep 5, 2025Updated 6 months ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆13Jun 3, 2025Updated 9 months ago
- Awesome projects using the Amaranth HDL☆20Feb 6, 2025Updated last year
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆17Oct 7, 2025Updated 5 months ago
- MIPI testing with LiteX on CrossLink-NX☆14Jan 29, 2026Updated last month
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- A 32-bit RISC-V soft processor☆322Jan 26, 2026Updated last month
- Retro computing on the Ulx3s ECP5 FPGA board☆25Mar 3, 2022Updated 4 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated 10 months ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Jul 20, 2024Updated last year
- VexRiscV system with GDB-Server in Hardware☆21Jul 5, 2023Updated 2 years ago
- ☆15Sep 13, 2024Updated last year
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop☆19Feb 25, 2025Updated last year
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- AMD Generic Encapsulated Software Architecture Platform Security Processor Configuration Block manipulation library☆16Dec 18, 2025Updated 3 months ago
- ☆16Jan 25, 2026Updated last month
- ECP5 FPGA in an "S7 Mini" form factor☆89Aug 13, 2021Updated 4 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆146Updated this week
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- A Rust embedded HAL crate for LiteX cores☆31Jan 3, 2026Updated 2 months ago
- ☆16Jun 15, 2022Updated 3 years ago
- Rust library for parsing a number of firmware images☆14Feb 22, 2023Updated 3 years ago