amaranth-lang / rtl-debuggerLinks
VS Code based debugger for hardware designs in Amaranth or Verilog
☆39Updated last year
Alternatives and similar repositories for rtl-debugger
Users that are interested in rtl-debugger are comparing it to the libraries listed below
Sorting:
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- Industry standard I/O for Amaranth HDL☆31Updated last week
- Another size-optimized RISC-V CPU for your consideration.☆59Updated last week
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆32Updated this week
- System on Chip toolkit for Amaranth HDL☆98Updated last week
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 8 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆59Updated 2 months ago
- cocotb extension for nMigen☆17Updated 3 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- An FPGA reverse engineering and documentation project☆65Updated this week
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- Exploring gate level simulation☆58Updated 9 months ago
- assorted library of utility cores for amaranth HDL☆102Updated last year
- DVI video out example for prjtrellis☆17Updated 7 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Updated last year
- The Critical Path - a rambly FPGA blog☆51Updated 5 years ago
- ☆48Updated 2 years ago
- End-to-end synthesis and P&R toolchain☆94Updated 2 months ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆36Updated 2 months ago
- The open-source Zynq 7000 BSP generator for openXC7☆53Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Updated last year
- My pergola FPGA projects☆30Updated 4 years ago
- ☆44Updated 10 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆28Updated 3 weeks ago
- an inverter drawn in magic with makefile to simulate☆27Updated 3 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Updated 4 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago