amaranth-lang / rtl-debuggerLinks
VS Code based debugger for hardware designs in Amaranth or Verilog
☆39Updated 8 months ago
Alternatives and similar repositories for rtl-debugger
Users that are interested in rtl-debugger are comparing it to the libraries listed below
Sorting:
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆23Updated this week
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆44Updated 2 months ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Industry standard I/O for Amaranth HDL☆29Updated 10 months ago
- assorted library of utility cores for amaranth HDL☆95Updated 11 months ago
- System on Chip toolkit for Amaranth HDL☆92Updated 10 months ago
- cocotb extension for nMigen☆17Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated last month
- An FPGA reverse engineering and documentation project☆53Updated this week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- USB virtual model in C++ for Verilog☆31Updated 10 months ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆40Updated 4 years ago
- Yet Another Debug Transport☆22Updated 3 years ago
- The open-source Zynq 7000 BSP generator for openXC7☆42Updated 7 months ago
- The Critical Path - a rambly FPGA blog☆49Updated 4 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆31Updated 11 months ago
- End-to-end synthesis and P&R toolchain☆87Updated this week
- ☆70Updated last year
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆98Updated 2 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- Exploring gate level simulation☆58Updated 4 months ago
- Experiments with Yosys cxxrtl backend☆49Updated 7 months ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- ☆44Updated 5 months ago
- ☆34Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago