Alternatives and similar repositories for rtl-debugger

Users that are interested in rtl-debugger are comparing it to the libraries listed below

• YosysHQ / prjpeppercorn
  Project Peppercorn - GateMate FPGA Bitstream Documentation
  ☆32Updated this week
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆58Updated last month
• GuzTech / misato
  RISC-V Processor written in Amaranth HDL
  ☆39Updated 4 years ago
• amaranth-lang / amaranth-stdio
  Industry standard I/O for Amaranth HDL
  ☆31Updated last week
• daveshah1 / prjtrellis-dvi
  DVI video out example for prjtrellis
  ☆17Updated 7 years ago
• colognechip / gatemate_ila
  The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …
  ☆59Updated 2 months ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆113Updated 4 years ago
• emard / ulx3s-misc
  Miscellaneous ULX3S examples (advanced)
  ☆82Updated 7 months ago
• apertus-open-source-cinema / naps
  An experiment for building gateware for the axiom micro / beta using amaranth-hdl
  ☆45Updated 8 months ago
• Wren6991 / Hazard2
  Smol 2-stage RISC-V processor in nMigen
  ☆26Updated 4 years ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆98Updated last week
• prjunnamed / prjcombine
  An FPGA reverse engineering and documentation project
  ☆65Updated this week
• kbeckmann / pergola_projects
  My pergola FPGA projects
  ☆30Updated 4 years ago
• amaranth-farm / amlib
  assorted library of utility cores for amaranth HDL
  ☆100Updated last year
• Ravenslofty / blog
  The Critical Path - a rambly FPGA blog
  ☆51Updated 5 years ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆50Updated last year
• lambdaconcept / lambdasoc
  ☆44Updated 10 months ago
• ydnatag / nmigen-cocotb
  cocotb extension for nMigen
  ☆17Updated 3 years ago
• whitequark / Yumewatari
  妖刀夢渡
  ☆63Updated 6 years ago
• butterstick-fpga / butterstick-bootloader
  LiteX project for the ButterStick bootloader
  ☆14Updated 2 years ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆94Updated 2 months ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 9 months ago
• greatscottgadgets / bucatini
  a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
  ☆31Updated 4 years ago
• ECP5-PCIe / ECP5-PCIe
  Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe
  ☆102Updated 2 years ago
• xobs / lxbuildenv
  Simplified environment for litex
  ☆14Updated 5 years ago
• ulixxe / usb_dfu
  Full Speed USB DFU interface for FPGA and ASIC designs
  ☆20Updated last year
• Wren6991 / TwoWireDebug
  Yet Another Debug Transport
  ☆23Updated 2 months ago
• regymm / GenZ
  The open-source Zynq 7000 BSP generator for openXC7
  ☆51Updated last year
• gregdavill / ecpprog
  Programmer for the Lattice ECP5 series, making use of FTDI based adaptors
  ☆91Updated last year
• lethalbit / kicad-pdk-libs
  KiCad symbol library for sky130 and gf180mcu PDKs
  ☆32Updated last year