amaranth-lang / rtl-debuggerLinks
VS Code based debugger for hardware designs in Amaranth or Verilog
☆39Updated last year
Alternatives and similar repositories for rtl-debugger
Users that are interested in rtl-debugger are comparing it to the libraries listed below
Sorting:
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆30Updated this week
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- Exploring gate level simulation☆59Updated 8 months ago
- Industry standard I/O for Amaranth HDL☆30Updated last year
- assorted library of utility cores for amaranth HDL☆97Updated last year
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 6 months ago
- cocotb extension for nMigen☆17Updated 3 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- The open-source Zynq 7000 BSP generator for openXC7☆48Updated 11 months ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Updated last year
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- An FPGA reverse engineering and documentation project☆63Updated this week
- ☆47Updated 2 years ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 5 months ago
- USB virtual model in C++ for Verilog☆32Updated last year
- ☆71Updated last year
- DVI video out example for prjtrellis☆17Updated 6 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 6 months ago
- My pergola FPGA projects☆30Updated 4 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- The Critical Path - a rambly FPGA blog☆50Updated 5 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆81Updated 2 months ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago