Alternatives and similar repositories for CATCH

Users that are interested in CATCH are comparing it to the libraries listed below

• UT-LCA / ML4Accel-Dataset
  Dataset for ML-guided Accelerator Design
  ☆37Updated 7 months ago
• spcl / rapidchiplet
  A toolchain for rapid design space exploration of chiplet architectures
  ☆52Updated last month
• pnnl / soda-opt
  ☆45Updated 3 weeks ago
• FCAS-LAB / chiplet_simulators
  A list of our chiplet simulaters
  ☆33Updated this week
• zhaijw18 / mcpat-calib-public
  A RISC-V BOOM Microarchitecture Power Modeling Framework
  ☆24Updated 2 years ago
• andrewboutros / rad-flow
  The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…
  ☆36Updated last month
• jmjos / ratatoskr
  Ratatoskr NoC Simulator
  ☆26Updated 4 years ago
• vaughnbetz / COFFE
  ☆42Updated 9 months ago
• chipsalliance / aib-protocols
  ☆26Updated last year
• pku-dasys / pillars
  An integrated CGRA design framework
  ☆89Updated 3 months ago
• cornell-brg / pymtl3-net
  Project repo for the POSH on-chip network generator
  ☆46Updated 3 months ago
• ecolab-nus / morpher
  An Open-Source Tool for CGRA Accelerators
  ☆67Updated 2 months ago
• ecolab-nus / morpher-v2
  An Open-Source Tool for CGRA Accelerators
  ☆21Updated last year
• tancheng / CGRA-Bench
  ☆15Updated 3 years ago
• Centre-for-Hardware-Security / asap7_reference_design
  reference block design for the ASAP7nm library in Cadence Innovus
  ☆44Updated last year
• ABKGroup / TritonPart
  The first version of TritonPart
  ☆27Updated last year
• tancheng / VectorCGRA
  CGRA framework with vectorization support.
  ☆32Updated last week
• yhqiu16 / TRAM
  Template-based Reconfigurable Architecture Modeling Framework
  ☆14Updated 2 years ago
• anan-cn / Open-Source-Network-on-Chip-Router-RTL
  ☆75Updated 10 years ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆59Updated last month
• Chun-Feng / CACTI-6.5
  This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…
  ☆16Updated 9 years ago
• Yinxiao-Feng / chiplet-network-sim
  ☆33Updated 3 weeks ago
• black-parrot / black-parrot-sim
  ☆11Updated last month
• tancheng / CGRA-Flow
  CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.
  ☆132Updated last week
• tukl-msd / DRAMSpec
  A High-Level DRAM Timing, Power and Area Exploration Tool
  ☆28Updated 4 years ago
• The-OpenROAD-Project / asap5
  ☆31Updated 2 years ago
• lana555 / dynamatic
  ☆86Updated last year
• hyoukjun / microswitch-noc
  ☆27Updated 5 years ago
• PrincetonUniversity / muchiSim
  Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…
  ☆68Updated 11 months ago
• tancheng / CGRA-Mapper
  An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.
  ☆73Updated 2 weeks ago