CATCH 1.0, Initial full release of CATCH cost model.
☆16Jul 22, 2025Updated 7 months ago
Alternatives and similar repositories for CATCH
Users that are interested in CATCH are comparing it to the libraries listed below
Sorting:
- ☆14Jun 12, 2024Updated last year
- This GitHub repo contains the artifact for CPElide, which appears at MICRO '24☆13Sep 7, 2024Updated last year
- ☆18Oct 31, 2025Updated 4 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 2 years ago
- This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator☆22Sep 28, 2024Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆54Jan 19, 2025Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆77Jan 15, 2026Updated last month
- ☆33Nov 6, 2024Updated last year
- ☆33Jan 7, 2025Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- ☆11Feb 5, 2024Updated 2 years ago
- Modular Multi-ported SRAM-based Memory☆31Nov 8, 2024Updated last year
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆39Oct 13, 2023Updated 2 years ago
- repo for CIS 371 Spring 2018☆15Apr 14, 2018Updated 7 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Feb 14, 2026Updated 2 weeks ago
- My amp pcbs☆11Jul 28, 2024Updated last year
- ROACH2 hardware gerbers, layout and bom☆11May 31, 2013Updated 12 years ago
- Inverse Quantum-Optical Design of High-Dimensional Qudits☆17Aug 2, 2022Updated 3 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Python implementation of a simple neural network, including AND, OR, and XOR demos.☆11Jun 13, 2019Updated 6 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Jun 16, 2025Updated 8 months ago
- Preconditioned forward/backward clean algorithm☆11Updated this week
- FDTD 3D simulator that generates s-parameters from OFF geometry files using one or more GPUs☆15Jan 16, 2023Updated 3 years ago
- MICRO 2023 Evaluation Artifact for TeAAL☆10Oct 26, 2023Updated 2 years ago
- ☆10Jul 5, 2025Updated 7 months ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- CSI to FDP link serializer board based on the Texas instruments DS90UB953 up to 2.3MP/60fps. Power over coax implementation at 24V cable …☆11Oct 19, 2023Updated 2 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- Python bindings for controlling MPI probe stations☆10Feb 9, 2026Updated 2 weeks ago
- Demo SoC☆10Oct 17, 2023Updated 2 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- X86 Instruction Profiler☆13May 19, 2014Updated 11 years ago
- Examples of using Diderot☆11Sep 16, 2019Updated 6 years ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- SystemVerilog file list pruner☆16Feb 18, 2026Updated last week
- ☆14Feb 3, 2025Updated last year
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago