nanocad-lab / CATCHLinks
CATCH 1.0, Initial full release of CATCH cost model.
☆16Updated 6 months ago
Alternatives and similar repositories for CATCH
Users that are interested in CATCH are comparing it to the libraries listed below
Sorting:
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 6 months ago
- An integrated CGRA design framework☆91Updated 10 months ago
- ☆56Updated 7 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆72Updated 6 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Updated this week
- An Open-Source Tool for CGRA Accelerators☆82Updated 4 months ago
- Dataset for ML-guided Accelerator Design☆43Updated last year
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago
- Public release☆58Updated 6 years ago
- A list of our chiplet simulaters☆47Updated 7 months ago
- ☆46Updated last year
- An Open-Source Tool for CGRA Accelerators☆28Updated 4 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆166Updated 2 years ago
- ☆32Updated last year
- Ratatoskr NoC Simulator☆29Updated 4 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 3 years ago
- ☆87Updated last year
- Project repo for the POSH on-chip network generator☆52Updated 10 months ago
- ☆65Updated 9 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆177Updated 5 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 6 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆76Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Updated 4 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆74Updated last month
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆17Updated 2 years ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆62Updated 10 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆56Updated 8 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last month
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆48Updated 3 weeks ago
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆17Updated 9 years ago