nanocad-lab / CATCHLinks
CATCH 1.0, Initial full release of CATCH cost model.
☆15Updated last month
Alternatives and similar repositories for CATCH
Users that are interested in CATCH are comparing it to the libraries listed below
Sorting:
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated last month
- ☆44Updated 11 months ago
- An integrated CGRA design framework☆90Updated 5 months ago
- An Open-Source Tool for CGRA Accelerators☆68Updated 4 months ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆157Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆58Updated last month
- ☆49Updated 2 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆136Updated 2 months ago
- A list of our chiplet simulaters☆36Updated 2 months ago
- The first version of TritonPart☆28Updated last year
- ☆31Updated 9 months ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆24Updated 3 years ago
- Public release☆57Updated 6 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆28Updated 2 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- Dataset for ML-guided Accelerator Design☆37Updated 9 months ago
- Project repo for the POSH on-chip network generator☆50Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆24Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 4 months ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆27Updated 5 years ago
- ☆78Updated 10 years ago
- ☆186Updated 5 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆182Updated 5 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆18Updated 9 years ago
- gem5 repository to study chiplet-based systems☆81Updated 6 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆69Updated last year
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆174Updated 2 weeks ago