nanocad-lab / CATCHLinks
CATCH 1.0, Initial full release of CATCH cost model.
☆15Updated 2 weeks ago
Alternatives and similar repositories for CATCH
Users that are interested in CATCH are comparing it to the libraries listed below
Sorting:
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 2 weeks ago
- ☆43Updated 10 months ago
- ☆47Updated last month
- An integrated CGRA design framework☆90Updated 4 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆155Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆56Updated 2 weeks ago
- An Open-Source Tool for CGRA Accelerators☆23Updated last year
- Dataset for ML-guided Accelerator Design☆37Updated 8 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated last month
- A list of our chiplet simulaters☆33Updated last month
- Project repo for the POSH on-chip network generator☆49Updated 4 months ago
- ☆30Updated 9 months ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- ☆62Updated 3 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆83Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 3 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- The first version of TritonPart☆28Updated last year
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆18Updated 9 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆27Updated 2 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆23Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆30Updated 10 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 2 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆67Updated 4 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 2 weeks ago
- ☆87Updated last year