nanocad-lab / CATCH
CATCH 1.0, Initial full release of CATCH cost model.
☆14Updated 2 months ago
Alternatives and similar repositories for CATCH:
Users that are interested in CATCH are comparing it to the libraries listed below
- A list of our chiplet simulaters☆32Updated 2 weeks ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- ☆41Updated 7 months ago
- ☆44Updated last month
- A toolchain for rapid design space exploration of chiplet architectures☆45Updated last month
- An Open-Source Tool for CGRA Accelerators☆63Updated 3 months ago
- An integrated CGRA design framework☆87Updated last month
- ☆73Updated 10 years ago
- Dataset for ML-guided Accelerator Design☆36Updated 5 months ago
- Ratatoskr NoC Simulator☆24Updated 4 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆33Updated 2 weeks ago
- ☆26Updated 5 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆41Updated 9 months ago
- ☆86Updated last year
- Project repo for the POSH on-chip network generator☆45Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆54Updated 5 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆74Updated 3 years ago
- The first version of TritonPart☆26Updated last year
- ☆25Updated last year
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆123Updated this week
- fakeram generator for use by researchers who do not have access to commercial ram generators☆35Updated 2 years ago
- ☆28Updated 4 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- ☆59Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆45Updated 7 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆54Updated last month
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆80Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆21Updated 11 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆64Updated 9 months ago