nanocad-lab / CATCHLinks
CATCH 1.0, Initial full release of CATCH cost model.
☆16Updated 4 months ago
Alternatives and similar repositories for CATCH
Users that are interested in CATCH are comparing it to the libraries listed below
Sorting:
- A toolchain for rapid design space exploration of chiplet architectures☆68Updated 4 months ago
- ☆53Updated 5 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 4 months ago
- ☆46Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆148Updated this week
- An integrated CGRA design framework☆91Updated 9 months ago
- The open-sourced version of BOOM-Explorer☆46Updated 2 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆79Updated 3 months ago
- Ratatoskr NoC Simulator☆29Updated 4 years ago
- The first version of TritonPart☆30Updated last year
- A list of our chiplet simulaters☆44Updated 5 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated 8 months ago
- Project repo for the POSH on-chip network generator☆52Updated 9 months ago
- ☆32Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆163Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆42Updated last year
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆18Updated 9 years ago
- ☆65Updated 7 months ago
- ☆79Updated 11 years ago
- ☆87Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆89Updated 7 months ago
- An Open-Source Tool for CGRA Accelerators☆26Updated 3 months ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆24Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆176Updated 4 months ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆57Updated 9 months ago
- gem5 repository to study chiplet-based systems☆84Updated 6 years ago
- Public release☆58Updated 6 years ago