A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
☆44Apr 13, 2023Updated 3 years ago
Alternatives and similar repositories for bsg_sv2v
Users that are interested in bsg_sv2v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- fakeram generator for use by researchers who do not have access to commercial ram generators☆39Jan 13, 2023Updated 3 years ago
- ☆14Jun 12, 2024Updated last year
- ☆10Apr 8, 2021Updated 5 years ago
- ☆26May 11, 2026Updated 2 weeks ago
- Fast Symbolic Repair of Hardware Design Code☆38Jan 20, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆15Updated this week
- CATCH 1.0, Initial full release of CATCH cost model.☆18Mar 3, 2026Updated 2 months ago
- ☆33Jan 7, 2025Updated last year
- SystemVerilog to Verilog conversion☆730Mar 28, 2026Updated 2 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆41Updated this week
- A RISC-V CPU implementation☆17Apr 9, 2020Updated 6 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- A configurable SRAM generator☆62May 15, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- ☆19Sep 23, 2022Updated 3 years ago
- egraph <-> json☆17Dec 29, 2025Updated 5 months ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 7 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆38Mar 15, 2026Updated 2 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 6 months ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- ☆18Jul 9, 2025Updated 10 months ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆56Jan 19, 2025Updated last year
- ☆47Mar 2, 2023Updated 3 years ago
- work in progress, playing around with btor2 in rust☆12May 13, 2026Updated 2 weeks ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆66May 19, 2026Updated last week
- ☆40Jun 13, 2015Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- DATC Robust Design Flow.☆36Jan 21, 2020Updated 6 years ago
- tools regarding on analog modeling, validation, and generation☆23Apr 11, 2023Updated 3 years ago
- Characterizer☆37Nov 19, 2025Updated 6 months ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆90Jan 15, 2026Updated 4 months ago
- Python Tool for UVM Testbench Generation☆55May 19, 2024Updated 2 years ago