A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
☆45Apr 13, 2023Updated 3 years ago
Alternatives and similar repositories for bsg_sv2v
Users that are interested in bsg_sv2v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- fakeram generator for use by researchers who do not have access to commercial ram generators☆46Jan 13, 2023Updated 3 years ago
- ☆14Jun 12, 2024Updated 2 years ago
- CATCH 1.0, Initial full release of CATCH cost model.☆21Mar 3, 2026Updated 7 months ago
- ☆10Apr 8, 2021Updated 5 years ago
- ☆33Jan 7, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog to Verilog conversion☆755Aug 18, 2026Updated last month
- A RISC-V CPU implementation☆17Apr 9, 2020Updated 6 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- ☆19Sep 23, 2022Updated 4 years ago
- egraph <-> json☆18Dec 29, 2025Updated 9 months ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆39Sep 21, 2026Updated 3 weeks ago
- ☆15Dec 6, 2023Updated 2 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆16Jan 8, 2022Updated 4 years ago
- Fast Symbolic Repair of Hardware Design Code☆40Jan 20, 2025Updated last year
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- work in progress, playing around with btor2 in rust☆16Updated this week
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 11 months ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Aug 25, 2026Updated last month
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- HDL tools layer for OpenEmbedded☆18Oct 20, 2024Updated last year
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆16Sep 3, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated 2 months ago
- A configurable SRAM generator☆72Oct 9, 2026Updated last week
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆55Jan 19, 2025Updated last year
- ☆19Jul 9, 2025Updated last year
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆68Oct 8, 2026Updated last week
- ☆40Jun 13, 2015Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Network components (NIC, Switch) for FireBox☆20Oct 27, 2024Updated last year
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated 2 years ago
- Python Tool for UVM Testbench Generation☆57May 19, 2024Updated 2 years ago
- Characterizer☆39Aug 26, 2026Updated last month
- ☆11Jan 21, 2019Updated 7 years ago
- DATC Robust Design Flow.☆37Jan 21, 2020Updated 6 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆91Aug 4, 2026Updated 2 months ago