bespoke-silicon-group / bsg_sv2v
A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
☆40Updated last year
Alternatives and similar repositories for bsg_sv2v:
Users that are interested in bsg_sv2v are comparing it to the libraries listed below
- ☆36Updated 2 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆20Updated 6 years ago
- ☆31Updated 3 months ago
- Open source process design kit for 28nm open process☆52Updated 11 months ago
- A configurable SRAM generator☆47Updated 3 months ago
- An automatic clock gating utility☆46Updated 8 months ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆26Updated 6 months ago
- ☆43Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆35Updated 2 years ago
- SystemVerilog frontend for Yosys☆87Updated this week
- Platform Level Interrupt Controller☆38Updated 11 months ago
- Open Source PHY v2☆27Updated 11 months ago
- YosysHQ SVA AXI Properties☆37Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆49Updated 2 months ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆32Updated last month
- DUTH RISC-V Superscalar Microprocessor☆31Updated 5 months ago
- SRAM☆21Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆60Updated 5 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆80Updated last year
- Characterizer☆21Updated 7 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆29Updated 9 months ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- ☆25Updated this week
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆45Updated 5 months ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated last month
- LibreSilicon's Standard Cell Library Generator☆18Updated 11 months ago