An example of analogue design using open source IC design tools
☆29Jul 22, 2021Updated 4 years ago
Alternatives and similar repositories for analogue_design_example
Users that are interested in analogue_design_example are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12Dec 22, 2020Updated 5 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆72May 13, 2026Updated 3 weeks ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆469Jun 1, 2026Updated last week
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆74Oct 4, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Waveform Generator☆12Jul 18, 2022Updated 3 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- Coriolis VLSI EDA Tool (LIP6)☆88Jun 3, 2026Updated last week
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- A configurable SRAM generator☆63May 15, 2026Updated 3 weeks ago
- ☆30Feb 4, 2021Updated 5 years ago
- Fundamental analog circuit designs to kick start and embark the journey in the world of IC design.☆35Aug 31, 2023Updated 2 years ago
- Design of LDO using open source SKY130PDK☆17Aug 24, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Solve one design problem each day for a month☆53Feb 3, 2023Updated 3 years ago
- Tapeouts done using OpenFASOC☆19Nov 3, 2025Updated 7 months ago
- A 10bit SAR ADC in Sky130☆36Dec 4, 2022Updated 3 years ago
- Cadence Virtuoso Design Management System☆38Nov 13, 2022Updated 3 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- A magnet u-joint arms and effector for the Rostock delta 3d printer.☆20May 31, 2013Updated 13 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆746Jun 1, 2026Updated last week
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆30May 30, 2024Updated 2 years ago
- Open design rule (1um)☆23Oct 18, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Fully Open Source FASOC generators built on top of open-source EDA tools☆336Oct 22, 2025Updated 7 months ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- This repository is for (pre-)release versions of the Revolution EDA.☆71Updated this week
- Connect Cadence Virtuoso to a Python client using sockets.☆19Aug 27, 2020Updated 5 years ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 2 years ago
- ☆168Dec 4, 2022Updated 3 years ago
- Wi-Fi enabled XVC programmer/debugger based on ESP8266☆12May 31, 2015Updated 11 years ago
- LibreSilicon's Standard Cell Library Generator☆22Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- MOSIS MPW Test Data and SPICE Models Collections☆42Apr 2, 2020Updated 6 years ago
- ☆22Aug 21, 2025Updated 9 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆123Sep 20, 2023Updated 2 years ago
- Logarithmic DAC for AY8913 and SN76489 programmable sound generators (Done as part of Zero To ASIC Analog course)☆11Jun 1, 2024Updated 2 years ago
- Generate testbench for your verilog module.☆12Sep 12, 2018Updated 7 years ago
- This library is an attempt to make transistor sizing for Analog design less painful.☆26Mar 15, 2026Updated 2 months ago