An example of analogue design using open source IC design tools
☆29Jul 22, 2021Updated 4 years ago
Alternatives and similar repositories for analogue_design_example
Users that are interested in analogue_design_example are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12Dec 22, 2020Updated 5 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆455Updated this week
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆73Oct 4, 2021Updated 4 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- A configurable SRAM generator☆61Mar 4, 2026Updated last month
- ☆21Nov 22, 2021Updated 4 years ago
- ☆30Feb 4, 2021Updated 5 years ago
- Fundamental analog circuit designs to kick start and embark the journey in the world of IC design.☆33Aug 31, 2023Updated 2 years ago
- Solve one design problem each day for a month☆50Feb 3, 2023Updated 3 years ago
- Nix derivations for EDA tools☆12Nov 19, 2025Updated 4 months ago
- Design of LDO using open source SKY130PDK☆15Aug 24, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Tapeouts done using OpenFASOC☆18Nov 3, 2025Updated 5 months ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆60May 20, 2020Updated 5 years ago
- A 10bit SAR ADC in Sky130☆35Dec 4, 2022Updated 3 years ago
- Cadence Virtuoso Design Management System☆36Nov 13, 2022Updated 3 years ago
- A magnet u-joint arms and effector for the Rostock delta 3d printer.☆20May 31, 2013Updated 12 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆707Updated this week
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆26May 30, 2024Updated last year
- Open design rule (1um)☆22Oct 18, 2022Updated 3 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆325Oct 22, 2025Updated 5 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- This repository is for (pre-)release versions of the Revolution EDA.☆61Updated this week
- Connect Cadence Virtuoso to a Python client using sockets.☆18Aug 27, 2020Updated 5 years ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 2 years ago
- ☆164Dec 4, 2022Updated 3 years ago
- Wi-Fi enabled XVC programmer/debugger based on ESP8266☆12May 31, 2015Updated 10 years ago
- LibreSilicon's Standard Cell Library Generator☆22Mar 27, 2026Updated 2 weeks ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated last year
- PLL Designs on Skywater 130nm MPW☆25Dec 3, 2023Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- MOSIS MPW Test Data and SPICE Models Collections☆40Apr 2, 2020Updated 6 years ago
- ☆22Aug 21, 2025Updated 7 months ago
- Logarithmic DAC for AY8913 and SN76489 programmable sound generators (Done as part of Zero To ASIC Analog course)☆11Jun 1, 2024Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Sep 20, 2023Updated 2 years ago
- Generate testbench for your verilog module.☆12Sep 12, 2018Updated 7 years ago
- This library is an attempt to make transistor sizing for Analog design less painful.☆23Mar 15, 2026Updated 3 weeks ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆83Jun 12, 2023Updated 2 years ago