ucb-substrate / substrate2Links
21st century electronic design automation tools, written in Rust.
☆31Updated this week
Alternatives and similar repositories for substrate2
Users that are interested in substrate2 are comparing it to the libraries listed below
Sorting:
- Logic circuit analysis and optimization☆42Updated 2 months ago
- A SystemVerilog language server based on the Slang library.☆47Updated last week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆96Updated last month
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- Equivalence checking with Yosys☆49Updated 2 weeks ago
- design and verification of asynchronous circuits☆41Updated 2 weeks ago
- Hardware generator debugger☆76Updated last year
- An automatic clock gating utility☆50Updated 6 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 9 months ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆116Updated 5 months ago
- A configurable SRAM generator☆56Updated 2 months ago
- The specification for the FIRRTL language☆62Updated this week
- Verilog AST☆21Updated last year
- ☆56Updated 3 years ago
- high-performance RTL simulator☆180Updated last year
- Structural Netlist API (and more) for EDA post synthesis flow development☆119Updated last month
- A tool for synthesizing Verilog programs☆105Updated last month
- ☆23Updated 4 years ago
- A Verilog Filelist parser in Rust☆11Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- WAL enables programmable waveform analysis.☆157Updated last week
- ☆104Updated 3 years ago
- A SystemVerilog source file pickler.☆60Updated last year
- Verilator Porcelain☆49Updated last year
- ☆30Updated last month
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆140Updated last week