ucb-substrate / substrate2Links
21st century electronic design automation tools, written in Rust.
☆30Updated last week
Alternatives and similar repositories for substrate2
Users that are interested in substrate2 are comparing it to the libraries listed below
Sorting:
- A configurable SRAM generator☆51Updated this week
- Equivalence checking with Yosys☆45Updated last week
- ☆46Updated 2 months ago
- An automatic clock gating utility☆49Updated 2 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- A SystemVerilog source file pickler.☆57Updated 8 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆70Updated this week
- Logic circuit analysis and optimization☆40Updated 8 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- ☆32Updated 5 months ago
- Hardware generator debugger☆74Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Open-source RTL logic simulator with CUDA acceleration☆86Updated this week
- For contributions of Chisel IP to the chisel community.☆61Updated 7 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 4 months ago
- ☆56Updated 2 years ago
- A Hardware Pipeline Description Language☆44Updated last year
- SKY130 SRAM macros generated by SRAM 22☆16Updated 3 weeks ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated this week
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated last week
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆44Updated 5 months ago
- Verilog AST☆21Updated last year
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆31Updated last month
- ☆15Updated 2 months ago
- Fast Symbolic Repair of Hardware Design Code☆24Updated 5 months ago
- Library of open source Process Design Kits (PDKs)☆47Updated this week
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆13Updated 4 months ago
- Coriolis VLSI EDA Tool (LIP6)☆68Updated this week
- ☆23Updated 4 years ago
- Open source process design kit for 28nm open process☆57Updated last year