21st century electronic design automation tools, written in Rust.
☆37May 7, 2026Updated last week
Alternatives and similar repositories for substrate2
Users that are interested in substrate2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Dec 9, 2025Updated 5 months ago
- A configurable SRAM generator☆62Updated this week
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆15Updated this week
- SKY130 SRAM macros generated by SRAM 22☆21May 7, 2026Updated last week
- Interchange formats for chip design.☆38Feb 15, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆15Jan 25, 2026Updated 3 months ago
- Native Rust implementation of the FST waveform format from GTKWave.☆14Apr 13, 2026Updated last month
- ☆18Jul 12, 2024Updated last year
- ☆19Jan 2, 2026Updated 4 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Analyze experimental data with Programming by Navigation☆17Updated this week
- Website for CS 265☆33Dec 27, 2024Updated last year
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- ☆17Mar 26, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆124Updated this week
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆65Updated this week
- design and verification of asynchronous circuits☆50Apr 26, 2026Updated 3 weeks ago
- ☆13Jan 20, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 3 months ago
- A fork of Yosys that integrates the CellIFT pass☆13Apr 21, 2026Updated 3 weeks ago
- Logic circuit analysis and optimization☆49Feb 2, 2026Updated 3 months ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆106May 3, 2026Updated 2 weeks ago
- SystemVerilog frontend for Yosys☆219May 12, 2026Updated last week
- Integrated Circuit Layout☆62Feb 25, 2025Updated last year
- Parametrized RTL benchmark suite☆26Feb 6, 2026Updated 3 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆29Dec 23, 2025Updated 4 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Fearless hardware design☆201Aug 20, 2025Updated 9 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆29Apr 9, 2025Updated last year
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆19Dec 5, 2023Updated 2 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆47Apr 9, 2025Updated last year
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- ☆27May 7, 2026Updated last week