Alternatives and similar repositories for substrate2:

Users that are interested in substrate2 are comparing it to the libraries listed below

• AUCOHL / Lighter
  An automatic clock gating utility
  ☆45Updated 8 months ago
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆26Updated 2 weeks ago
• rahulk29 / sram22_sky130_macros
  SKY130 SRAM macros generated by SRAM 22
  ☆13Updated 3 weeks ago
• Kuree / hgdb
  Hardware generator debugger
  ☆73Updated last year
• rahulk29 / sram22
  A configurable SRAM generator
  ☆47Updated 2 months ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆59Updated 4 months ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆39Updated last year
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆55Updated 5 months ago
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• ckchengucsd / SMT-based-STDCELL-Layout-Generator-for-PROBE2.0
  SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0
  ☆17Updated 4 years ago
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆76Updated 11 months ago
• spider-tronix / Standard-Cell-Characterization
  Open Source tool to build liberty files and for Characterizing Standard Cells.
  ☆25Updated 4 years ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆92Updated 2 weeks ago
• asyncvlsi / AMC
  AMC: Asynchronous Memory Compiler
  ☆48Updated 4 years ago
• pulp-platform / svase
  ☆31Updated 2 months ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆40Updated last week
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆34Updated 5 months ago
• bespoke-silicon-group / bsg_fakeram
  fakeram generator for use by researchers who do not have access to commercial ram generators
  ☆35Updated 2 years ago
• Ravenslofty / librecell
  ☆20Updated 3 years ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆80Updated this week
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆62Updated last month
• Raamakrishnan / verilog-filelist-parser
  A Verilog Filelist parser in Rust
  ☆10Updated 2 years ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆20Updated 2 months ago
• RIOSLaboratory / OpenRPDK28
  Open source process design kit for 28nm open process
  ☆51Updated 10 months ago
• PrincetonUniversity / Duet
  ☆15Updated 2 years ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆80Updated 10 months ago
• ABKGroup / PROBE3.0
  ☆40Updated 11 months ago
• RIOSLaboratory / OpenXRAM
  sram/rram/mram.. compiler
  ☆31Updated last year
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆70Updated 10 months ago