21st century electronic design automation tools, written in Rust.
☆36Feb 20, 2026Updated last week
Alternatives and similar repositories for substrate2
Users that are interested in substrate2 are comparing it to the libraries listed below
Sorting:
- ☆15Dec 9, 2025Updated 2 months ago
- ☆19Jul 12, 2024Updated last year
- A configurable SRAM generator☆58Aug 19, 2025Updated 6 months ago
- ☆17Mar 26, 2025Updated 11 months ago
- SKY130 SRAM macros generated by SRAM 22☆18Aug 19, 2025Updated 6 months ago
- Analyze experimental data with Programming by Navigation☆13Updated this week
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- design and verification of asynchronous circuits☆43Updated this week
- ☆19Jan 2, 2026Updated last month
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆16Jan 25, 2026Updated last month
- Native Rust implementation of the FST waveform format from GTKWave.☆13Jan 20, 2026Updated last month
- Interchange formats for chip design.☆36Feb 15, 2026Updated last week
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆47Updated this week
- Parametrized RTL benchmark suite☆23Feb 6, 2026Updated 3 weeks ago
- ☆13Jan 20, 2023Updated 3 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Updated this week
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- Logic circuit analysis and optimization☆45Feb 2, 2026Updated 3 weeks ago
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆91Updated this week
- ☆28Mar 31, 2025Updated 11 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- SystemVerilog frontend for Yosys☆202Updated this week
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆108Feb 11, 2026Updated 2 weeks ago
- Integrated Circuit Layout☆57Feb 25, 2025Updated last year
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- ☆24Dec 4, 2025Updated 2 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆25Apr 9, 2025Updated 10 months ago
- Modern GTKWave alternative☆35Feb 8, 2026Updated 2 weeks ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆45Apr 9, 2025Updated 10 months ago