21st century electronic design automation tools, written in Rust.
☆37Jul 18, 2026Updated this week
Alternatives and similar repositories for substrate2
Users that are interested in substrate2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A programming language for writing constraint-based integrated circuit layout generators☆17Jun 17, 2026Updated last month
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Updated this week
- ☆18Mar 11, 2026Updated 4 months ago
- ☆15Dec 9, 2025Updated 7 months ago
- A configurable SRAM generator☆66Jun 28, 2026Updated 3 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Yosys RTLIL dialect for MLIR☆23Jun 12, 2025Updated last year
- SKY130 SRAM macros generated by SRAM 22☆22May 7, 2026Updated 2 months ago
- Native Rust implementation of the FST waveform format from GTKWave.☆14Jun 4, 2026Updated last month
- ☆16Jan 25, 2026Updated 5 months ago
- Interchange formats for chip design.☆39Feb 15, 2026Updated 5 months ago
- ☆18Jul 12, 2024Updated 2 years ago
- Rust bindings for CIRCT☆17Apr 20, 2024Updated 2 years ago
- ☆20Jan 2, 2026Updated 6 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Website for CS 265☆34Dec 27, 2024Updated last year
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆135Jun 15, 2026Updated last month
- ☆29Jun 17, 2026Updated last month
- ☆17Mar 26, 2025Updated last year
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- High level synthesis language for hardware design☆100Jun 10, 2026Updated last month
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 6 months ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆19Jan 17, 2026Updated 6 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- RTLMeter benchmark suite☆31Jul 10, 2026Updated last week
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated last week
- design and verification of asynchronous circuits☆51Jul 9, 2026Updated last week
- Bringing e-graphs to MLIR, natively.☆34Jul 9, 2026Updated last week
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- ☆13Jan 20, 2023Updated 3 years ago
- Analyze experimental data with Programming by Navigation☆17Jul 9, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- A fork of Yosys that integrates the CellIFT pass☆14Apr 21, 2026Updated 3 months ago
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 5 months ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆47Jul 8, 2026Updated last week
- Integrated Circuit Layout☆62Feb 25, 2025Updated last year
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆21Jan 28, 2026Updated 5 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆44Jul 17, 2024Updated 2 years ago