ucb-substrate / substrate2

Related projects ⓘ

Alternatives and complementary repositories for substrate2

• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆51Updated 3 weeks ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆40Updated 3 months ago
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆129Updated 2 months ago
• dan-fritchman / Layout21
  Integrated Circuit Layout
  ☆48Updated 3 months ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆28Updated 3 weeks ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆41Updated last week
• efabless / caravel_user_project_analog
  ☆45Updated last month
• Kuree / hgdb
  Hardware generator debugger
  ☆71Updated 8 months ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆42Updated 7 months ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆41Updated 8 months ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆109Updated last year
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆22Updated last year
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆65Updated this week
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆84Updated 3 weeks ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆40Updated this week
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆136Updated 2 weeks ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• asinghani / sky130-chip-vis
  Gate-level visualization generator for SKY130-based chip designs.
  ☆20Updated 3 years ago
• tdene / synth_opt_adders
  Prefix tree adder space exploration library
  ☆54Updated last year
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆54Updated this week
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆109Updated 3 weeks ago
• google / bigspicy
  ☆38Updated last year
• waviousllc / wav-lpddr-hw
  Wavious DDR (WDDR) Physical interface (PHY) Hardware
  ☆98Updated 3 years ago
• efabless / mpw_precheck
  ☆37Updated last month
• povik / yosys-slang
  slang-based frontend for Yosys
  ☆41Updated this week
• ekiwi / fst-reader
  Native Rust implementation of the FST waveform format from GTKWave.
  ☆12Updated 2 weeks ago
• rahulk29 / sram22_sky130_macros
  SKY130 SRAM macros generated by SRAM 22
  ☆9Updated last week
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆81Updated 5 months ago
• merledu / caravan
  A caravan equipped with API for creating bus protocols in Chisel with ease.
  ☆13Updated last month
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆168Updated this week