ucb-substrate / substrate2Links
21st century electronic design automation tools, written in Rust.
☆30Updated last week
Alternatives and similar repositories for substrate2
Users that are interested in substrate2 are comparing it to the libraries listed below
Sorting:
- An automatic clock gating utility☆47Updated last month
- A configurable SRAM generator☆50Updated last week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆65Updated 3 weeks ago
- Hardware generator debugger☆74Updated last year
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- ☆44Updated 2 months ago
- Equivalence checking with Yosys☆43Updated 3 weeks ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆44Updated 5 months ago
- Logic circuit analysis and optimization☆39Updated 7 months ago
- ☆56Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- SystemVerilog frontend for Yosys☆117Updated last week
- ☆32Updated 4 months ago
- Verilog AST☆21Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆44Updated 8 months ago
- ☆36Updated 2 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 3 months ago
- Fast Symbolic Repair of Hardware Design Code☆23Updated 4 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆30Updated last month
- Open source process design kit for 28nm open process☆56Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆43Updated 7 months ago
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated last month
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- ☆14Updated 2 months ago