Alternatives and similar repositories for substrate2

Users that are interested in substrate2 are comparing it to the libraries listed below

• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆42Updated 3 months ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆51Updated 7 months ago
• broccolimicro / loom
  design and verification of asynchronous circuits
  ☆41Updated 2 weeks ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated 2 years ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆52Updated 3 weeks ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆102Updated this week
• Kuree / hgdb
  Hardware generator debugger
  ☆77Updated last year
• rahulk29 / sram22
  A configurable SRAM generator
  ☆57Updated 3 months ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆43Updated 2 years ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆48Updated 11 months ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆68Updated last year
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆75Updated last week
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆62Updated last week
• NVlabs / GL0AM
  GL0AM GPU Accelerated Gate Level Logic Simulator
  ☆29Updated 3 months ago
• pulp-platform / cheshire-ihp130-o
  ☆58Updated 8 months ago
• Raamakrishnan / verilog-filelist-parser
  A Verilog Filelist parser in Rust
  ☆11Updated 3 years ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆121Updated last week
• chipsalliance / fpga-interchange-schema
  ☆58Updated 3 years ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆116Updated 6 months ago
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang library.
  ☆70Updated this week
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆162Updated 3 weeks ago
• pulp-platform / ELAU
  ☆20Updated last year
• pulp-platform / svase
  ☆33Updated 10 months ago
• YosysHQ-GmbH / SVA-AXI4-FVIP
  YosysHQ SVA AXI Properties
  ☆43Updated 2 years ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆88Updated 3 weeks ago
• Kuree / kratos
  Debuggable hardware generator
  ☆70Updated 2 years ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated 5 months ago
• bespoke-silicon-group / bsg_fakeram
  fakeram generator for use by researchers who do not have access to commercial ram generators
  ☆38Updated 2 years ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated 2 years ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆48Updated last year