ucb-substrate / substrate2Links
21st century electronic design automation tools, written in Rust.
☆30Updated this week
Alternatives and similar repositories for substrate2
Users that are interested in substrate2 are comparing it to the libraries listed below
Sorting:
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆74Updated this week
- Equivalence checking with Yosys☆45Updated this week
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- Logic circuit analysis and optimization☆43Updated this week
- Hardware generator debugger☆74Updated last year
- design and verification of asynchronous circuits☆38Updated last week
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated last month
- An automatic clock gating utility☆50Updated 2 months ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆47Updated 6 months ago
- Fast Symbolic Repair of Hardware Design Code☆24Updated 5 months ago
- A Hardware Pipeline Description Language☆45Updated last year
- A configurable SRAM generator☆53Updated this week
- high-performance RTL simulator☆168Updated last year
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆106Updated last month
- A tool for synthesizing Verilog programs☆95Updated this week
- ☆19Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆29Updated 5 months ago
- Mutation Cover with Yosys (MCY)☆85Updated this week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 3 weeks ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆46Updated 8 months ago
- The specification for the FIRRTL language☆58Updated last week
- Verilator Porcelain☆47Updated last year
- ☆17Updated 3 weeks ago
- A SystemVerilog source file pickler.☆59Updated 8 months ago
- YosysHQ SVA AXI Properties☆41Updated 2 years ago
- ☆40Updated last month
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- ☆23Updated 4 years ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆121Updated this week