21st century electronic design automation tools, written in Rust.
☆37Jun 7, 2026Updated this week
Alternatives and similar repositories for substrate2
Users that are interested in substrate2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Dec 9, 2025Updated 5 months ago
- A configurable SRAM generator☆63May 15, 2026Updated 3 weeks ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆15Jun 2, 2026Updated last week
- SKY130 SRAM macros generated by SRAM 22☆21May 7, 2026Updated last month
- ☆15Jan 25, 2026Updated 4 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Interchange formats for chip design.☆39Feb 15, 2026Updated 3 months ago
- Native Rust implementation of the FST waveform format from GTKWave.☆14Updated this week
- ☆18Jul 12, 2024Updated last year
- ☆19Jan 2, 2026Updated 5 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Analyze experimental data with Programming by Navigation☆17Updated this week
- Website for CS 265☆34Dec 27, 2024Updated last year
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- ☆17Mar 26, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆132Updated this week
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆66Jun 2, 2026Updated last week
- design and verification of asynchronous circuits☆51Apr 26, 2026Updated last month
- ☆13Jan 20, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 3 months ago
- A fork of Yosys that integrates the CellIFT pass☆13Apr 21, 2026Updated last month
- Logic circuit analysis and optimization☆49Feb 2, 2026Updated 4 months ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆107May 3, 2026Updated last month
- SystemVerilog frontend for Yosys☆225Updated this week
- Integrated Circuit Layout☆62Feb 25, 2025Updated last year
- Parametrized RTL benchmark suite☆26Feb 6, 2026Updated 4 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆30Dec 23, 2025Updated 5 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆29Apr 9, 2025Updated last year
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆19Dec 5, 2023Updated 2 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆47Apr 9, 2025Updated last year
- Fearless hardware design☆205Aug 20, 2025Updated 9 months ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- ☆28Updated this week