jazvw / chip_art
Convert an image to a GDS format for inclusion in a zerotoasic project
☆13Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for chip_art
- Set up your GitHub Actions workflow with a OSS CAD Suite☆14Updated 8 months ago
- A padring generator for ASICs☆22Updated last year
- LunaPnR is a place and router for integrated circuits☆44Updated this week
- Analog and power building blocks for sky130 pdk☆20Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated 10 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- Characterizer☆21Updated 3 months ago
- ☆19Updated last year
- A Fully Open-Source Verilog-to-PCB Flow☆17Updated 4 months ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- ☆29Updated 3 years ago
- Parasitic capacitance analysis of foundry metal stackups☆10Updated 2 months ago
- Repo to help explain the different options users have for packaging.☆16Updated 2 years ago
- ☆39Updated last year
- This repository is for (pre-)release versions of the Revolution EDA.☆35Updated 2 weeks ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- SAR ADC on tiny tapeout☆35Updated 2 weeks ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 3 years ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆17Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆48Updated last week
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆22Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆38Updated 3 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆14Updated 3 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- ☆36Updated 2 years ago
- A set of rules and recommendations for analog and digital circuit designers.☆25Updated 3 weeks ago
- A Risc-V SoC for Tiny Tapeout☆11Updated this week
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago