jazvw / chip_artView external linksLinks
Convert an image to a GDS format for inclusion in a zerotoasic project
☆18Jun 16, 2022Updated 3 years ago
Alternatives and similar repositories for chip_art
Users that are interested in chip_art are comparing it to the libraries listed below
Sorting:
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated this week
- A Fully Open-Source Verilog-to-PCB Flow☆26Jul 7, 2024Updated last year
- ☆12Dec 22, 2020Updated 5 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆19Sep 19, 2023Updated 2 years ago
- ☆91Oct 13, 2025Updated 4 months ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆59Aug 23, 2020Updated 5 years ago
- Fabric generator and CAD tools graphical frontend☆17Aug 5, 2025Updated 6 months ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Aug 26, 2024Updated last year
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Fabric generator and CAD tools.☆217Updated this week
- A configurable SRAM generator☆58Aug 19, 2025Updated 5 months ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆51Jul 21, 2022Updated 3 years ago
- An open-source 555 timer☆23Aug 27, 2024Updated last year
- Tiny Tapeout project build tools + chip integration scripts☆30Feb 4, 2026Updated last week
- ☆59Jul 4, 2022Updated 3 years ago
- ☆59Jul 11, 2025Updated 7 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆332Dec 2, 2025Updated 2 months ago
- SRAM build space for SKY130 provided by SkyWater.☆25Oct 20, 2021Updated 4 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Nov 10, 2025Updated 3 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆30Jul 30, 2022Updated 3 years ago
- ☆23Oct 10, 2023Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Sep 20, 2023Updated 2 years ago
- Online viewer of Xschem schematic files☆28Dec 14, 2025Updated last month
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆69Nov 26, 2025Updated 2 months ago
- Parasitic Extraction for KLayout☆39Feb 3, 2026Updated last week
- Characterizer☆31Nov 19, 2025Updated 2 months ago
- ☆122May 11, 2023Updated 2 years ago
- ☆30Feb 4, 2021Updated 5 years ago
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- A modern schematic entry and simulation program☆84Feb 5, 2026Updated last week
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Feb 14, 2024Updated last year
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- FPGA250 aboard the eFabless Caravel☆32Dec 22, 2020Updated 5 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago