jazvw / chip_art
Convert an image to a GDS format for inclusion in a zerotoasic project
☆13Updated 2 years ago
Alternatives and similar repositories for chip_art:
Users that are interested in chip_art are comparing it to the libraries listed below
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- A padring generator for ASICs☆25Updated last year
- ☆12Updated 2 years ago
- Virtual development board for HDL design☆41Updated 2 years ago
- Skywaters 130nm Klayout PDK☆23Updated 2 months ago
- Fabric generator and CAD tools graphical frontend☆12Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated last month
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- ☆39Updated 2 years ago
- SAR ADC on tiny tapeout☆38Updated 2 months ago
- ☆21Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- A set of rules and recommendations for analog and digital circuit designers.☆27Updated 5 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆19Updated this week
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆4Updated this week
- Online viewer of Xschem schematic files☆22Updated 4 months ago
- A Risc-V SoC for Tiny Tapeout☆16Updated last month
- ☆30Updated 4 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- USB virtual model in C++ for Verilog☆29Updated 6 months ago
- Repo to help explain the different options users have for packaging.☆17Updated 2 years ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆46Updated 4 months ago