Alternatives and similar repositories for chip_art:

Users that are interested in chip_art are comparing it to the libraries listed below

• westonb / sky130-analog
  Analog and power building blocks for sky130 pdk
  ☆20Updated 3 years ago
• mattvenn / multi_project_tools
  tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles
  ☆35Updated 2 years ago
• christoph-weiser / mpw6
  submission repository for efabless mpw6 shuttle
  ☆30Updated last year
• TinyTapeout / tinytapeout-ihp-0p1
  Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process
  ☆15Updated 5 months ago
• tmeissner / vhdl_verification
  Examples and design pattern for VHDL verification
  ☆15Updated 8 years ago
• YosysHQ / setup-oss-cad-suite
  Set up your GitHub Actions workflow with a OSS CAD Suite
  ☆15Updated 9 months ago
• christoph-weiser / mpw7
  Efabless mpw7 submission
  ☆13Updated 8 months ago
• yrrapt / analogue_design_example
  An example of analogue design using open source IC design tools
  ☆29Updated 3 years ago
• YosysHQ / padring
  A padring generator for ASICs
  ☆24Updated last year
• snishizawa / libretto
  Characterizer
  ☆21Updated 4 months ago
• hdl / packages
  Repo to help explain the different options users have for packaging.
  ☆16Updated 2 years ago
• TheMightyDuckOfDoom / liberty74
  A Fully Open-Source Verilog-to-PCB Flow
  ☆19Updated 6 months ago
• GMM-7550 / gmm7550-hardware
  CologneChip GateMate FPGA Module: GMM-7550
  ☆20Updated 11 months ago
• vsdip / avsddac_3v3_sky130_v1
  ☆12Updated 2 years ago
• dbhi / vboard
  Virtual development board for HDL design
  ☆40Updated last year
• mattvenn / logLUTs
  Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.
  ☆20Updated last year
• chili-chips-ba / openXC7-TetriSaraj
  Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…
  ☆21Updated 3 months ago
• asinghani / sky130-chip-vis
  Gate-level visualization generator for SKY130-based chip designs.
  ☆19Updated 3 years ago
• yrrapt / caravel_amsat_txrx_ic
  ☆30Updated 3 years ago
• TinyTapeout / xschem-viewer
  Online viewer of Xschem schematic files
  ☆22Updated last month
• olofk / fusesocotb
  Quick'n'dirty FuseSoC+cocotb example
  ☆18Updated last month
• AL-255 / Project-Yatsuhashi-Chip1
  ☆39Updated 2 years ago
• samlittlewood / caravel_carrier
  Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.
  ☆18Updated 3 years ago
• asicsforthemasses / LunaPnR
  LunaPnR is a place and router for integrated circuits
  ☆45Updated last month
• wulffern / tt06-sar
  SAR ADC on tiny tapeout
  ☆37Updated 2 months ago
• mabrains / PLL_design
  PLL Designs on Skywater 130nm MPW
  ☆20Updated last year
• mattvenn / openlane_summary
  ☆19Updated last year
• tmeissner / libvhdl
  Library of reusable VHDL components
  ☆26Updated 10 months ago
• tmeissner / gatemate_experiments
  Experiments with Cologne Chip's GateMate FPGA architecture
  ☆15Updated last year