jazvw / chip_artLinks
Convert an image to a GDS format for inclusion in a zerotoasic project
☆17Updated 3 years ago
Alternatives and similar repositories for chip_art
Users that are interested in chip_art are comparing it to the libraries listed below
Sorting:
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 4 months ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆11Updated this week
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Yosys plugin for logic locking and supply-chain security☆23Updated 8 months ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆29Updated last month
- Characterizer☆30Updated 2 weeks ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 5 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆46Updated 2 weeks ago
- Fabric generator and CAD tools graphical frontend☆17Updated 4 months ago
- A set of rules and recommendations for analog and digital circuit designers.☆29Updated last year
- SAR ADC on tiny tapeout☆43Updated 10 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆61Updated 3 months ago
- Online viewer of Xschem schematic files☆27Updated 11 months ago
- ☆13Updated 3 years ago
- SpiceBind – spice inside HDL simulator☆56Updated 5 months ago
- ☆38Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆81Updated last month
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆48Updated 8 months ago
- An example of analogue design using open source IC design tools☆29Updated 4 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 9 months ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆13Updated this week
- Open-source PDK version manager☆31Updated 2 weeks ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 10 months ago
- Parasitic capacitance analysis of foundry metal stackups☆15Updated 7 months ago