jazvw / chip_art
Convert an image to a GDS format for inclusion in a zerotoasic project
☆13Updated 2 years ago
Alternatives and similar repositories for chip_art:
Users that are interested in chip_art are comparing it to the libraries listed below
- A padring generator for ASICs☆25Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- SAR ADC on tiny tapeout☆39Updated last month
- Parasitic capacitance analysis of foundry metal stackups☆12Updated 3 weeks ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Characterizer☆21Updated 7 months ago
- Repo to help explain the different options users have for packaging.☆17Updated 2 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆4Updated 4 months ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆22Updated 2 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated last month
- Fabric generator and CAD tools graphical frontend☆12Updated last year
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- KLayout technology files for ASAP7 FinFET educational process☆20Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆46Updated 4 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Set up your GitHub Actions workflow with a OSS CAD Suite☆15Updated last year
- A Fully Open-Source Verilog-to-PCB Flow☆21Updated 8 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆16Updated last week
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆39Updated last week
- ☆20Updated last year
- Yosys plugin for logic locking and supply-chain security☆22Updated 8 months ago
- ☆12Updated 2 years ago
- ☆19Updated 4 years ago
- A set of rules and recommendations for analog and digital circuit designers.☆27Updated 4 months ago