SRAM Design using OpenSource Applications
☆25Jul 16, 2021Updated 5 years ago
Alternatives and similar repositories for OpenSRAM
Users that are interested in OpenSRAM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SRAM☆24Sep 6, 2020Updated 5 years ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Apr 28, 2021Updated 5 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- sram/rram/mram.. compiler☆55Sep 11, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis☆17Dec 9, 2022Updated 3 years ago
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- ECE 5745 Tutorial 8: SRAM Generators☆19Mar 5, 2022Updated 4 years ago
- ☆42Feb 28, 2022Updated 4 years ago
- Open and View your Notability note file (*.note) on Windows☆12May 11, 2023Updated 3 years ago
- A C++ -based STIL parser.☆12Apr 29, 2021Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆89May 2, 2021Updated 5 years ago
- System on Chip toolkit for Amaranth HDL☆103May 23, 2026Updated 3 months ago
- A configurable SRAM generator☆69Aug 19, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆19Jul 21, 2020Updated 6 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- A 10bit SAR ADC in Sky130☆41Dec 4, 2022Updated 3 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆45Mar 2, 2022Updated 4 years ago
- AI Chip project☆34Jul 14, 2021Updated 5 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 10 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆20Jul 22, 2020Updated 6 years ago
- An open-source static random access memory (SRAM) compiler.☆1,121Aug 16, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- Copyleftist's Standard Cell Library☆105May 2, 2024Updated 2 years ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 6 months ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆19Jun 25, 2026Updated 2 months ago
- kenDryte K210 Cloud Build Support☆11Oct 24, 2018Updated 7 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆17Dec 8, 2020Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- ☆16May 11, 2022Updated 4 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆16May 17, 2024Updated 2 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆25Nov 15, 2021Updated 4 years ago
- Tensor Processing Unit implementation in Verilog☆16Aug 12, 2026Updated 2 weeks ago