SRAM Design using OpenSource Applications
☆26Jul 16, 2021Updated 5 years ago
Alternatives and similar repositories for OpenSRAM
Users that are interested in OpenSRAM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Apr 28, 2021Updated 5 years ago
- sram/rram/mram.. compiler☆57Sep 11, 2023Updated 3 years ago
- SRAM☆24Sep 6, 2020Updated 6 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆22Jun 25, 2026Updated 4 months ago
- SPIREG - SPI slave logic for register access☆11Nov 12, 2025Updated 11 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ECE 5745 Tutorial 8: SRAM Generators☆19Mar 5, 2022Updated 4 years ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- ☆16Apr 8, 2023Updated 3 years ago
- 📸 ADCs for faster image sensors☆13Oct 22, 2026Updated last week
- Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis☆17Dec 9, 2022Updated 3 years ago
- [ICCAD 2024] Software Simulation Framework for "PACiM: A Sparsity-Centric Hybrid Compute-in-Memory Architecture via Probabilistic Approxi…☆10Apr 12, 2025Updated last year
- An open-source static random access memory (SRAM) compiler.☆1,168Updated this week
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 5 years ago
- Open and View your Notability note file (*.note) on Windows☆12May 11, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆42Feb 28, 2022Updated 4 years ago
- A C++ VLSI circuit schematic and layout database library☆16Jul 1, 2024Updated 2 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 6 months ago
- ☆14Sep 17, 2026Updated last month
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆19Jul 21, 2020Updated 6 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆91May 2, 2021Updated 5 years ago
- A configurable SRAM generator☆72Oct 20, 2026Updated last week
- System on Chip toolkit for Amaranth HDL☆104May 23, 2026Updated 5 months ago
- Cheap, Smallest JLink-OB☆15Aug 1, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13Feb 13, 2021Updated 5 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆71Mar 21, 2024Updated 2 years ago
- MCP server for AI agents to explore SystemVerilog/Verilog netlists: trace connectivity, walk hierarchy, jump to source - without pasting …☆17Oct 18, 2026Updated last week
- RISC-V Processor written in Amaranth HDL☆40Jan 21, 2022Updated 4 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆48Mar 2, 2022Updated 4 years ago
- ☆64Jul 4, 2022Updated 4 years ago
- AI Chip project☆35Jul 14, 2021Updated 5 years ago
- A 10bit SAR ADC in Sky130☆43Dec 4, 2022Updated 3 years ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 8 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- PDM bitstream FIR filter☆10Feb 16, 2017Updated 9 years ago
- 55nm CMOS Open Source PDK for Digital, Analog, and Mixed-Signal Circuit Design. It supports an open-source RTL2GDS workflow for education…☆323Updated this week
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 10 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆17Dec 8, 2020Updated 5 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆20Jul 22, 2020Updated 6 years ago