☆16Jan 25, 2026Updated 8 months ago
Alternatives and similar repositories for sa-placer
Users that are interested in sa-placer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Native Rust implementation of the FST waveform format from GTKWave.☆15Aug 24, 2026Updated last month
- ☆15Sep 30, 2026Updated last week
- Rust bindings for CIRCT☆19Apr 20, 2024Updated 2 years ago
- Easy SMT solver interaction☆36Feb 3, 2026Updated 8 months ago
- A configurable SRAM generator☆72Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week
- Use Programming by Navigation for bioinformatics, compiler scheduling, and more!☆17Oct 2, 2026Updated last week
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- ☆20Oct 2, 2026Updated last week
- Pathfinder routing algorithm practice☆16May 2, 2017Updated 9 years ago
- ☆18Mar 11, 2026Updated 7 months ago
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated 2 years ago
- Industry standard I/O for Amaranth HDL☆32Jan 27, 2026Updated 8 months ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Aug 25, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 5 years ago
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 8 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆124Sep 20, 2023Updated 3 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- ☆14May 23, 2026Updated 4 months ago
- ☆15Feb 28, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- All the tools you need to reproduce the CellIFT paper experiments☆23Feb 11, 2025Updated last year
- KLayout technology files for ASAP7 FinFET educational process☆26Feb 5, 2023Updated 3 years ago
- Code repository for Coppelia tool☆22Nov 12, 2020Updated 5 years ago
- Cross EDA Abstraction and Automation☆43Updated this week
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- Prefix tree adder space exploration library☆57Jan 27, 2026Updated 8 months ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆15Jan 15, 2024Updated 2 years ago
- Hardware-based VMAF☆11Aug 29, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆48Sep 9, 2026Updated last month
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆26Apr 22, 2024Updated 2 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- A program synthesis framework for verified lifting applications☆67May 24, 2026Updated 4 months ago
- An open-source custom cache generator.☆38Mar 14, 2024Updated 2 years ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆117Apr 27, 2026Updated 5 months ago
- This repository provides supplementary material for our paper HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifi…☆22May 8, 2024Updated 2 years ago