☆16Jan 25, 2026Updated 4 months ago
Alternatives and similar repositories for sa-placer
Users that are interested in sa-placer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Native Rust implementation of the FST waveform format from GTKWave.☆14Jun 4, 2026Updated last week
- Analyze experimental data with Programming by Navigation☆17Jun 6, 2026Updated last week
- A configurable SRAM generator☆63May 15, 2026Updated last month
- Easy SMT solver interaction☆36Feb 3, 2026Updated 4 months ago
- ☆15Dec 9, 2025Updated 6 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆15Jun 3, 2026Updated last week
- 21st century electronic design automation tools, written in Rust.☆37Jun 7, 2026Updated last week
- ☆20Jan 2, 2026Updated 5 months ago
- Pathfinder routing algorithm practice☆15May 2, 2017Updated 9 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆33Oct 15, 2024Updated last year
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated last year
- Industry standard I/O for Amaranth HDL☆32Jan 27, 2026Updated 4 months ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- Logic circuit analysis and optimization☆50Feb 2, 2026Updated 4 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆123Sep 20, 2023Updated 2 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- ☆14May 23, 2026Updated 3 weeks ago
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- ☆15Feb 28, 2025Updated last year
- Library of FPGA architectures☆33Apr 13, 2026Updated 2 months ago
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆47Apr 9, 2025Updated last year
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 13 years ago
- Code repository for Coppelia tool☆24Nov 12, 2020Updated 5 years ago
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- An open-source UCIe implementation developed at UC Berkeley.☆20Jul 8, 2024Updated last year
- Prefix tree adder space exploration library☆55Jan 27, 2026Updated 4 months ago
- DEC VAX-11/750 CPU RTL Model☆16Nov 24, 2025Updated 6 months ago
- Hardware-based VMAF☆11Aug 29, 2025Updated 9 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆26Apr 22, 2024Updated 2 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆134Updated this week
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆14Jan 15, 2024Updated 2 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 6 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- A program synthesis framework for verified lifting applications☆65May 24, 2026Updated 3 weeks ago
- This repository provides supplementary material for our paper HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifi…☆21May 8, 2024Updated 2 years ago