stefanpie / sa-placer
☆14Updated last year
Alternatives and similar repositories for sa-placer:
Users that are interested in sa-placer are comparing it to the libraries listed below
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- An FPGA reverse engineering and documentation project☆43Updated this week
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 6 months ago
- Side channel communication test within an FPGA☆11Updated 4 years ago
- Native Rust implementation of the FST waveform format from GTKWave.☆12Updated last month
- Logic circuit analysis and optimization☆37Updated 6 months ago
- Unofficial Yosys WebAssembly packages☆70Updated this week
- WebAssembly-based Yosys distribution for Amaranth HDL☆26Updated 2 weeks ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆11Updated last year
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- HDL development environment on Nix.☆25Updated 6 months ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated 3 weeks ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- PicoRV☆44Updated 5 years ago
- Unofficial nextpnr WebAssembly packages☆16Updated this week
- Awesome projects using the Amaranth HDL☆13Updated 3 months ago
- Easy SMT solver interaction☆35Updated last month
- Experiments with Yosys cxxrtl backend☆48Updated 3 months ago
- ☆16Updated 3 years ago
- RFCs for changes to the Amaranth language and standard components☆18Updated last week
- An open-source custom cache generator.☆33Updated last year
- Cross compile FPGA tools☆22Updated 4 years ago
- ☆22Updated 3 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated last year
- Open source hardware down to the chip level!☆30Updated 3 years ago
- 21st century electronic design automation tools, written in Rust.☆30Updated last week
- chipy hdl☆17Updated 7 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago