stefanpie / sa-placerLinks
☆16Updated last year
Alternatives and similar repositories for sa-placer
Users that are interested in sa-placer are comparing it to the libraries listed below
Sorting:
- An FPGA reverse engineering and documentation project☆58Updated 2 weeks ago
- Industry standard I/O for Amaranth HDL☆29Updated 11 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- End-to-end synthesis and P&R toolchain☆89Updated 2 weeks ago
- Exploring gate level simulation☆58Updated 5 months ago
- Experiments with Yosys cxxrtl backend☆50Updated 8 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 10 months ago
- Fiber-based SystemVerilog Simulator.☆25Updated 3 years ago
- Logic circuit analysis and optimization☆42Updated last month
- Playground for experimenting with and sharing short Amaranth programs on the web☆15Updated last month
- RFCs for changes to the Amaranth language and standard components☆18Updated 2 months ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- PicoRV☆44Updated 5 years ago
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆14Updated this week
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- RISC-V out-of-order core for education and research purposes☆63Updated last week
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆13Updated last year
- A collection of little open source FPGA hobby projects☆50Updated 5 years ago
- System on Chip toolkit for Amaranth HDL☆92Updated 11 months ago
- 妖刀夢渡☆60Updated 6 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- Unofficial Yosys WebAssembly packages☆72Updated this week
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Updated last year
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Updated last year
- WebAssembly-based Yosys distribution for Amaranth HDL☆28Updated last month
- Cross compile FPGA tools☆21Updated 4 years ago