☆15Jan 25, 2026Updated 2 months ago
Alternatives and similar repositories for sa-placer
Users that are interested in sa-placer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Native Rust implementation of the FST waveform format from GTKWave.☆14Apr 8, 2026Updated last week
- Analyze experimental data with Programming by Navigation☆17Updated this week
- A configurable SRAM generator☆61Mar 4, 2026Updated last month
- Easy SMT solver interaction☆34Feb 3, 2026Updated 2 months ago
- ☆15Dec 9, 2025Updated 4 months ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆15Apr 1, 2026Updated 2 weeks ago
- 21st century electronic design automation tools, written in Rust.☆36Mar 31, 2026Updated 2 weeks ago
- ☆19Jan 2, 2026Updated 3 months ago
- Pathfinder routing algorithm practice☆15May 2, 2017Updated 8 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Industry standard I/O for Amaranth HDL☆31Jan 27, 2026Updated 2 months ago
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated last year
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- Logic circuit analysis and optimization☆47Feb 2, 2026Updated 2 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Sep 20, 2023Updated 2 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- ☆14Aug 13, 2024Updated last year
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated last year
- ☆15Feb 28, 2025Updated last year
- Library of FPGA architectures☆31Updated this week
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆46Apr 9, 2025Updated last year
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 12 years ago
- Code repository for Coppelia tool☆24Nov 12, 2020Updated 5 years ago
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- An open-source UCIe implementation developed at UC Berkeley.☆20Jul 8, 2024Updated last year
- Prefix tree adder space exploration library☆55Jan 27, 2026Updated 2 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆120Apr 8, 2026Updated last week
- DEC VAX-11/750 CPU RTL Model☆16Nov 24, 2025Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Hardware-based VMAF☆11Aug 29, 2025Updated 7 months ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆26Apr 22, 2024Updated last year
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆14Jan 15, 2024Updated 2 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 4 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- A program synthesis framework for verified lifting applications☆61Mar 23, 2026Updated 3 weeks ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆111Feb 12, 2025Updated last year