pulp-platform / cv32e40pLinks
CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
☆19Updated 3 months ago
Alternatives and similar repositories for cv32e40p
Users that are interested in cv32e40p are comparing it to the libraries listed below
Sorting:
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- Platform Level Interrupt Controller☆40Updated last year
- Advanced Architecture Labs with CVA6☆61Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- SystemVerilog modules and classes commonly used for verification☆48Updated 4 months ago
- ☆33Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- This is the fork of CVA6 intended for PULP development.☆21Updated 3 weeks ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- A demo system for Ibex including debug support and some peripherals☆67Updated last week
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆60Updated 4 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 5 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- ☆29Updated last month
- HYF's high quality verilog codes☆13Updated 5 months ago
- UW reference flow for Free45PDK and The OpenROAD Project☆11Updated 4 years ago
- TEMPORARY FORK of the riscv-compliance repository☆27Updated 4 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 4 years ago
- ☆21Updated 5 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆22Updated last year