pulp-platform / cv32e40pLinks
CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
☆19Updated 3 months ago
Alternatives and similar repositories for cv32e40p
Users that are interested in cv32e40p are comparing it to the libraries listed below
Sorting:
- General Purpose AXI Direct Memory Access☆60Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- ☆99Updated 2 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆64Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- Platform Level Interrupt Controller☆43Updated last year
- SystemVerilog modules and classes commonly used for verification☆50Updated 9 months ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- Advanced Architecture Labs with CVA6☆68Updated last year
- RISC-V Verification Interface☆107Updated 3 weeks ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- BlackParrot on Zynq☆48Updated 2 weeks ago
- Simple single-port AXI memory interface☆46Updated last year
- Synthesizable and Parameterized Cache Controller in Verilog☆45Updated 2 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆17Updated this week
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 4 months ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- An Open-Source Design and Verification Environment for RISC-V☆84Updated 4 years ago
- ☆64Updated 3 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- A demo system for Ibex including debug support and some peripherals☆78Updated 4 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week
- Two Level Cache Controller implementation in Verilog HDL☆53Updated 5 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆25Updated 7 years ago