CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
☆20Jul 16, 2026Updated 2 months ago
Alternatives and similar repositories for cv32e40p
Users that are interested in cv32e40p are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is the fork of CVA6 intended for PULP development.☆25Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆10Feb 27, 2023Updated 3 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- RISC-V fast interrupt controller☆35Aug 6, 2026Updated last month
- Neural Engine, 16 input channels☆20Oct 31, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Aug 19, 2026Updated last month
- [UNRELEASED] FP div/sqrt unit for transprecision☆28Jul 27, 2026Updated last month
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆11Feb 11, 2020Updated 6 years ago
- ☆10Nov 12, 2019Updated 6 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆23Sep 10, 2026Updated last week
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 8 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆96Apr 1, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated 2 years ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆70Sep 2, 2026Updated 2 weeks ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 9 months ago
- RISC-V RV32IMAFC Core for MCU☆45May 20, 2026Updated 4 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- 芯片梯度划分策略☆12Aug 31, 2023Updated 3 years ago
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- ☆14Jan 22, 2026Updated 7 months ago
- spike-vp☆13Feb 5, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆13Dec 6, 2021Updated 4 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- A vector graphics renderer for bgfx, based on ideas from NanoVG and ImDrawList (Dear ImGUI)☆11Updated this week
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- ☆10Jan 30, 2017Updated 9 years ago
- Share JTAG chain within RISCV core and Xilinx FPGA.☆10Sep 17, 2019Updated 7 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Toy RISC-V emulator☆15Oct 10, 2017Updated 8 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆15Sep 7, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 7 years ago
- ☆12Feb 16, 2019Updated 7 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- ☆15Jul 16, 2026Updated 2 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆328Updated this week
- ☆16Apr 17, 2022Updated 4 years ago
- ☆16May 6, 2026Updated 4 months ago