AlessandroCilardo / NaplesPULinks
The official NaplesPU hardware code repository
☆18Updated 6 years ago
Alternatives and similar repositories for NaplesPU
Users that are interested in NaplesPU are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆15Updated 5 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- ☆29Updated last week
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 7 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆23Updated last week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated this week
- ☆27Updated 5 years ago
- ☆14Updated this week
- ☆29Updated 5 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- RISC-V Matrix Specification☆22Updated 10 months ago
- ☆19Updated last month
- ☆18Updated 2 months ago
- matrix-coprocessor for RISC-V☆19Updated 5 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 6 months ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆17Updated 2 months ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated last month
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆43Updated 9 months ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆21Updated 12 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆21Updated 9 years ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆25Updated 3 months ago
- ☆54Updated 6 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago