AlessandroCilardo / NaplesPULinks
The official NaplesPU hardware code repository
☆19Updated 6 years ago
Alternatives and similar repositories for NaplesPU
Users that are interested in NaplesPU are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 3 weeks ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- ☆30Updated last month
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆17Updated this week
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated last month
- RISC-V IOMMU in verilog☆19Updated 3 years ago
- ☆29Updated 5 years ago
- ☆27Updated 6 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- ☆19Updated last week
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 8 months ago
- verification of simple axi-based cache☆18Updated 6 years ago
- ☆10Updated 3 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 10 months ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆25Updated this week
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆17Updated 6 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆17Updated 2 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- matrix-coprocessor for RISC-V☆20Updated 6 months ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆15Updated 6 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆24Updated this week
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆43Updated last week
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- PCI Express controller model☆68Updated 3 years ago