The official NaplesPU hardware code repository
☆22Jul 27, 2019Updated 6 years ago
Alternatives and similar repositories for NaplesPU
Users that are interested in NaplesPU are comparing it to the libraries listed below
Sorting:
- A small Neural Network Processor for Edge devices.☆16Nov 22, 2022Updated 3 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- ☆21Feb 20, 2026Updated last week
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- Open-source Neural Processing Unit (NPU) from China ❤☆37Jan 29, 2025Updated last year
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- A fork of Xiangshan for AI☆36Updated this week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 3 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆28Apr 24, 2025Updated 10 months ago
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- ☆12Jul 28, 2022Updated 3 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- ☆34Feb 17, 2026Updated 2 weeks ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆34Updated this week
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- ☆14Jun 7, 2021Updated 4 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- ☆18May 13, 2025Updated 9 months ago
- ☆17Dec 21, 2020Updated 5 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- Example of a full DC synthesis script for a simple design☆13Feb 25, 2019Updated 7 years ago
- SystemVerilog implemention of the TAGE branch predictor☆13May 26, 2021Updated 4 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated 11 months ago
- ☆15Oct 20, 2025Updated 4 months ago
- ☆27May 11, 2021Updated 4 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆36Feb 24, 2026Updated last week
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago