halftop / Interface-Protocol-in-VerilogLinks
Interface Protocol in Verilog
☆50Updated 6 years ago
Alternatives and similar repositories for Interface-Protocol-in-Verilog
Users that are interested in Interface-Protocol-in-Verilog are comparing it to the libraries listed below
Sorting:
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- ☆36Updated 9 years ago
- UART -> AXI Bridge☆61Updated 4 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- PCIE 5.0 Graduation project (Verification Team)☆78Updated last year
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- Implementation of the PCIe physical layer☆47Updated 3 weeks ago
- SDRAM controller with AXI4 interface☆96Updated 5 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆57Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆38Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- Verilog SPI master and slave☆57Updated 9 years ago
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- AXI Interconnect☆51Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- AHB3-Lite Interconnect☆90Updated last year
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆25Updated 8 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated 11 months ago
- ☆73Updated 3 years ago
- round robin arbiter☆74Updated 11 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- SPI interface connect to APB BUS with Verilog HDL☆35Updated 4 years ago