Interface Protocol in Verilog
☆51Aug 2, 2019Updated 6 years ago
Alternatives and similar repositories for Interface-Protocol-in-Verilog
Users that are interested in Interface-Protocol-in-Verilog are comparing it to the libraries listed below
Sorting:
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated last month
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆15Oct 18, 2014Updated 11 years ago
- SPI interface connect to APB BUS with Verilog HDL☆39Jun 27, 2021Updated 4 years ago
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- SPI Master for FPGA - VHDL and Verilog☆329Aug 22, 2023Updated 2 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆25Nov 24, 2019Updated 6 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆21Jul 7, 2024Updated last year
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆22Jan 31, 2020Updated 6 years ago
- ☆34Feb 17, 2026Updated 2 weeks ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Dec 3, 2023Updated 2 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 3 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated 10 months ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆12Jul 28, 2021Updated 4 years ago
- ☆55Jun 19, 2021Updated 4 years ago
- commit rtl and build cosim env☆15Feb 15, 2024Updated 2 years ago
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- ☆16Jul 1, 2024Updated last year
- ☆15May 8, 2018Updated 7 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- 正点原子开拓者&新起点FPGA开发板例程☆15Nov 29, 2019Updated 6 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆75Dec 7, 2020Updated 5 years ago
- ☆13Jul 2, 2016Updated 9 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- ☆14May 1, 2023Updated 2 years ago
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆17May 30, 2023Updated 2 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Jan 6, 2020Updated 6 years ago
- Verilog SPI master and slave☆62Jan 4, 2016Updated 10 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Mar 21, 2020Updated 5 years ago