halftop / Interface-Protocol-in-VerilogLinks
Interface Protocol in Verilog
☆50Updated 5 years ago
Alternatives and similar repositories for Interface-Protocol-in-Verilog
Users that are interested in Interface-Protocol-in-Verilog are comparing it to the libraries listed below
Sorting:
- ☆36Updated 9 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆54Updated 3 years ago
- Verilog SPI master and slave☆54Updated 9 years ago
- configurable cordic core in verilog☆51Updated 10 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- FPGA 同步FIFO与异步FIFO☆31Updated 6 years ago
- PCIE 5.0 Graduation project (Verification Team)☆72Updated last year
- FFT implement by verilog_测试验证已通过☆57Updated 8 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- 视频旋转(2019FPGA大赛)☆34Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- ☆31Updated 5 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- Cortex M0 based SoC☆73Updated 3 years ago
- AXI Interconnect☆49Updated 3 years ago