Alternatives and similar repositories for dma-bench

Users that are interested in dma-bench are comparing it to the libraries listed below

• edwardclin2003 / LowPassFilterImageFPGA

  View on GitHub
  Verilog code that does 2D Low Pass Filter on a greyscale image
  ☆10Sep 22, 2015Updated 10 years ago
• alexforencich / corundum

  View on GitHub
  Open source FPGA-based NIC and platform for in-network compute
  ☆67Aug 21, 2025Updated 5 months ago
• alexforencich / cocotbext-pcie

  View on GitHub
  PCI express simulation framework for Cocotb
  ☆192Sep 8, 2025Updated 5 months ago
• kimi-michael / Ring-NoC

  View on GitHub
  a scaleable ring topology network on chip (NoC) implemented in BSV
  ☆12Oct 14, 2014Updated 11 years ago
• rain-neuromorphics / torchmx

  View on GitHub
  PyTorch Quantization Framework For OCP MX Datatypes.
  ☆16May 30, 2025Updated 8 months ago
• hossamfadeel / Verilog-Based-NoC-Simulator

  View on GitHub
  Verilog-Based-NoC-Simulator
  ☆10May 4, 2016Updated 9 years ago
• IronySuzumiya / NiuDianNao

  View on GitHub
  A simple cycle-accurate DaDianNao simulator
  ☆13Mar 27, 2019Updated 6 years ago
• kdurant / axi-ddr3

  View on GitHub
  学习AXI接口，以及xilinx DDR3 IP使用
  ☆40Mar 6, 2017Updated 8 years ago
• hypocrasy / NPUSoC

  View on GitHub
  第四届全国大学生嵌入式比赛SoC
  ☆11Apr 1, 2022Updated 3 years ago
• Verdvana / Async_FIFO

  View on GitHub
  位宽和深度可定制的异步FIFO
  ☆13May 29, 2024Updated last year
• freecores / ahb_master

  View on GitHub
  Generic AHB master stub
  ☆12Jul 17, 2014Updated 11 years ago
• C-L-G / video_timing_generator

  View on GitHub
  标准视频时序生成器
  ☆10Feb 9, 2020Updated 6 years ago
• ryanmacdonald / Ray-Tracing-GPU

  View on GitHub
  RTL implementation of a ray-tracing GPU
  ☆15Dec 18, 2012Updated 13 years ago
• emmanouil-komninos / jtag_vip_uvm

  View on GitHub
  ☆12Nov 11, 2015Updated 10 years ago
• alexforencich / cocotbext-eth

  View on GitHub
  Ethernet interface modules for Cocotb
  ☆75Sep 8, 2025Updated 5 months ago
• vfinotti / ahb3lite_dma

  View on GitHub
  DMA core compatible with AHB3-Lite
  ☆10Mar 30, 2019Updated 6 years ago
• rakeshgehalot / Ethernet_switch_verification

  View on GitHub
  Verification of Ethernet Switch System Verilog
  ☆11Oct 21, 2016Updated 9 years ago
• GuiZhaoCodeSource / Func_Verif_MMU_Code_Source

  View on GitHub
  Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache
  ☆13Nov 9, 2015Updated 10 years ago
• opensmartnic / panic_with_cocotb

  View on GitHub
  ☆14May 15, 2023Updated 2 years ago
• ZipCPU / axidmacheck

  View on GitHub
  AXI DMA Check: A utility to measure DMA speeds in simulation
  ☆15Jan 22, 2025Updated last year
• PacoReinaCampo / MPSoC-DMA

  View on GitHub
  Direct Access Memory for MPSoC
  ☆13Jan 27, 2026Updated 2 weeks ago
• fengyulin1996 / Verilog-DSP

  View on GitHub
  FIR，FFT based on Verilog
  ☆14Dec 3, 2017Updated 8 years ago
• muneebullashariff / pulpino_soc_uvm_testbench

  View on GitHub
  UVM testbench for verifying the Pulpino SoC
  ☆13Mar 23, 2020Updated 5 years ago
• nullromo / compression-accelerator

  View on GitHub
  Implementation of the Snappy compression algorithm as a RoCC accelerator
  ☆12Jul 29, 2019Updated 6 years ago
• pulp-platform / hier-icache

  View on GitHub
  ☆14Feb 24, 2025Updated 11 months ago
• hankshyu / TaskScheduler

  View on GitHub
  a hardware task scheduler design
  ☆10Sep 14, 2022Updated 3 years ago
• letitbe0201 / AXI-DMA-master-verification

  View on GitHub
  ☆27May 11, 2021Updated 4 years ago
• dpretet / cdc

  View on GitHub
  Repository gathering basic modules for CDC purpose
  ☆58Dec 31, 2019Updated 6 years ago
• pulp-platform / pulp-dsp

  View on GitHub
  ☆35Mar 8, 2023Updated 2 years ago
• eanchlia / NN_Network_On_Chip

  View on GitHub
  Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…
  ☆12Feb 12, 2019Updated 7 years ago
• shalan / QSPI_XIP_CTRL_DMC

  View on GitHub
  Quad SPI Flash XIP Controller with a direct mapped cache
  ☆12Dec 9, 2020Updated 5 years ago
• frobino / Nostrum-SystemC-simulator

  View on GitHub
  SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).
  ☆14Apr 20, 2014Updated 11 years ago
• utnslab / RingleaderNIC

  View on GitHub
  ☆15Apr 18, 2023Updated 2 years ago
• muzafferkal / axi-bfm

  View on GitHub
  AXI3 Bus Functional Models (Initiator & Target)
  ☆30Dec 26, 2022Updated 3 years ago
• gjlies / configgpgpu

  View on GitHub
  A configurable general purpose graphics processing unit for
  ☆12May 18, 2019Updated 6 years ago
• wbbbbbb123 / Sram-controller-design-based-on-AHB-bus

  View on GitHub
  ☆20Aug 22, 2022Updated 3 years ago
• funannoka / SoC-Design-DDR3-Controller

  View on GitHub
  DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog
  ☆32Nov 6, 2018Updated 7 years ago
• CospanDesign / verilog_ppfifo_demo

  View on GitHub
  Simple demo showing how to use the ping pong FIFO
  ☆16May 2, 2016Updated 9 years ago
• freecores / tiny_aes

  View on GitHub
  AES
  ☆15Oct 4, 2022Updated 3 years ago