alexforencich / dma-benchLinks
☆27Updated 3 years ago
Alternatives and similar repositories for dma-bench
Users that are interested in dma-bench are comparing it to the libraries listed below
Sorting:
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Updated 6 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆30Updated last year
- PCI Express controller model☆63Updated 2 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- This is a circular buffer controller used in FPGA.☆34Updated 9 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 7 months ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated last week
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- ☆36Updated 3 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- ☆30Updated last week
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆35Updated 8 months ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆18Updated 7 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- Generic AXI master stub☆19Updated 11 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- ☆29Updated 5 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆26Updated this week
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 11 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 7 years ago
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆35Updated last year
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆49Updated 3 weeks ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 3 months ago
- ☆64Updated 4 years ago