pulp-platform / ne16Links
Neural Engine, 16 input channels
☆15Updated 3 years ago
Alternatives and similar repositories for ne16
Users that are interested in ne16 are comparing it to the libraries listed below
Sorting:
- ☆35Updated 2 years ago
- ☆86Updated 2 years ago
- ☆120Updated last week
- This repo is for Efinix TinyML platform, which offers end-to-end flow that facilitates TinyML solution deployment on Efinix FPGAs.☆72Updated 2 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last month
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 10 months ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆97Updated 4 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated 10 months ago
- ☆67Updated 4 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- ☆71Updated 6 years ago
- Learn systemC with examples☆123Updated 2 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated this week
- Archives of SystemC from The Ground Up Book Exercises☆33Updated 3 years ago
- ☆97Updated 3 months ago
- ☆66Updated 3 years ago
- Algorithmic C Math Library☆65Updated 5 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆124Updated last week
- Tutorials on HLS Design☆52Updated 5 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆142Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- Open-Source HLS Examples for Microchip FPGAs☆48Updated 4 months ago
- ☆57Updated 6 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆90Updated 3 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆96Updated 2 weeks ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago