pulp-platform / ne16Links
Neural Engine, 16 input channels
☆13Updated 2 years ago
Alternatives and similar repositories for ne16
Users that are interested in ne16 are comparing it to the libraries listed below
Sorting:
- ☆33Updated 2 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- ☆82Updated last year
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 11 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 2 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆25Updated this week
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Algorithmic C Math Library☆62Updated last month
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆34Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated last year
- APB Logic☆18Updated 6 months ago
- Open Source PHY v2☆29Updated last year
- Pulp virtual platform☆23Updated 2 years ago
- ☆30Updated 2 months ago
- ☆59Updated 4 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆28Updated 3 months ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- ☆39Updated last year
- ☆26Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago
- Simple single-port AXI memory interface☆41Updated last year
- A simple, scalable, source-synchronous, all-digital DDR link☆28Updated this week
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆56Updated 6 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago