Neural Engine, 16 input channels
☆16Oct 31, 2022Updated 3 years ago
Alternatives and similar repositories for ne16
Users that are interested in ne16 are comparing it to the libraries listed below
Sorting:
- GNU toolchain for PULP and RISC-V☆13Mar 15, 2025Updated 11 months ago
- DNN Compiler for Heterogeneous SoCs☆61Feb 17, 2026Updated last week
- whatever it means☆15Feb 18, 2026Updated last week
- NEural Minimizer for pytOrch☆47Jul 25, 2024Updated last year
- ☆90Oct 18, 2023Updated 2 years ago
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 4 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆93Aug 4, 2025Updated 6 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Feb 4, 2026Updated 3 weeks ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Jan 29, 2026Updated last month
- ☆35Mar 8, 2023Updated 2 years ago
- ☆123Nov 12, 2025Updated 3 months ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆41Feb 12, 2026Updated 2 weeks ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Mar 21, 2020Updated 5 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Build and test environment for CMSIS-Pack containing TensorFlow Lite Micro☆17Jul 9, 2025Updated 7 months ago
- Fork of Triton repository for OpenXLA uses of the Triton language and compiler☆15Updated this week
- Simple WSTrust client for Node.js☆16Apr 12, 2019Updated 6 years ago
- ☆41Mar 5, 2024Updated last year
- ☆12Jul 17, 2020Updated 5 years ago
- Convert the WordPress XML file to Markdown files.☆13Oct 6, 2018Updated 7 years ago
- The Legrand Orange Book template in Pandoc/LaTeX☆11Aug 1, 2021Updated 4 years ago
- 22-pin 0.5mm FFC bridge for Raspberry Pi camera bring-up and I2C debugging☆12Mar 24, 2024Updated last year
- ☆20Updated this week
- AI-powered SystemVerilog development assistant — design, verify, debug, and deliver working RTL with natural language.☆32Updated this week
- Deep neural network inference transpiler tool for tflite and NNAPI☆12Jul 16, 2018Updated 7 years ago
- Benchmarking execution time of AlexNet CNN on FPGA and GPU. Developed AlexNet in opencl.☆11Oct 9, 2019Updated 6 years ago
- Welcome to the official repository of AC-LORA: (Almost) Training-Free Access Control-Aware Multi-Modal LLMs, a mechanism that provides tr…☆20Nov 14, 2025Updated 3 months ago
- PCB files for the Adafruit TSL2591 Breakout PCB☆10Sep 29, 2020Updated 5 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- [ArXiv 2025] A curated list of papers on on-device large language models, focusing on model compression and system optimization technique…☆22Jan 27, 2026Updated last month
- Grove - Temperature, Humidity, Pressure and Gas Sensor (BME68x)☆14Jan 8, 2025Updated last year
- Text-based 2048 in Python.☆23Jan 24, 2022Updated 4 years ago
- ☆12Mar 23, 2020Updated 5 years ago
- Applications for OpenCL testing on Toradex Apalis iMX6Q☆12Dec 2, 2022Updated 3 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆119Updated this week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- ☆13Apr 6, 2021Updated 4 years ago