pulp-platform / ne16Links
Neural Engine, 16 input channels
☆16Updated 3 years ago
Alternatives and similar repositories for ne16
Users that are interested in ne16 are comparing it to the libraries listed below
Sorting:
- ☆123Updated 2 months ago
- ☆89Updated 2 years ago
- ☆35Updated 2 years ago
- This repo is for Efinix TinyML platform, which offers end-to-end flow that facilitates TinyML solution deployment on Efinix FPGAs.☆73Updated last month
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated last year
- ☆101Updated 5 months ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆101Updated 7 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆28Updated last week
- ☆73Updated 7 years ago
- Tutorials on HLS Design☆51Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 3 years ago
- ☆66Updated 3 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆165Updated 4 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆94Updated 6 months ago
- Learn systemC with examples☆130Updated 3 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆36Updated 6 years ago
- PYNQ Composabe Overlays☆74Updated last year
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Updated 3 weeks ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Updated 2 years ago
- Train and deploy LUT-based neural networks on FPGAs☆106Updated last year
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆34Updated last week
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆91Updated 4 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆146Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆26Updated 7 years ago
- Board files to build Ultra 96 PYNQ image☆157Updated 4 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆127Updated 6 months ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆35Updated 10 years ago