pulp-platform / ne16Links
Neural Engine, 16 input channels
☆15Updated 3 years ago
Alternatives and similar repositories for ne16
Users that are interested in ne16 are comparing it to the libraries listed below
Sorting:
- ☆35Updated 2 years ago
- ☆85Updated 2 years ago
- ☆121Updated last month
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated 11 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 2 weeks ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆98Updated 6 months ago
- ☆99Updated 4 months ago
- A repository for SystemC Learning examples☆72Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆39Updated last year
- ☆71Updated 7 years ago
- ☆66Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Learn systemC with examples☆125Updated 3 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 2 years ago
- PYNQ Composabe Overlays☆73Updated last year
- Train and deploy LUT-based neural networks on FPGAs☆109Updated last year
- Pulp virtual platform☆24Updated 5 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Updated 3 weeks ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆91Updated 4 months ago
- Tutorials on HLS Design☆52Updated 5 years ago
- This repo is for Efinix TinyML platform, which offers end-to-end flow that facilitates TinyML solution deployment on Efinix FPGAs.☆73Updated last week
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆89Updated 2 months ago
- A simple, scalable, source-synchronous, all-digital DDR link☆32Updated 3 weeks ago
- ☆89Updated this week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆76Updated last month
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago