Neural Engine, 16 input channels
☆16Oct 31, 2022Updated 3 years ago
Alternatives and similar repositories for ne16
Users that are interested in ne16 are comparing it to the libraries listed below
Sorting:
- DNN Compiler for Heterogeneous SoCs☆63Updated this week
- NEural Minimizer for pytOrch☆47Jul 25, 2024Updated last year
- whatever it means☆15Updated this week
- GNU toolchain for PULP and RISC-V☆13Mar 15, 2025Updated last year
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆94Aug 4, 2025Updated 7 months ago
- ☆92Oct 18, 2023Updated 2 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated 2 months ago
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 4 years ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆42Mar 3, 2026Updated 2 weeks ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- A minimalistic implementation of a JPEG encoder☆14Sep 8, 2012Updated 13 years ago
- calculate number of OPS (computation) in a Keras model!☆12Oct 26, 2020Updated 5 years ago
- RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo☆13Mar 7, 2020Updated 6 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Mar 21, 2020Updated 6 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Mar 11, 2026Updated last week
- Filter builder tool☆18Apr 11, 2022Updated 3 years ago
- ☆13Apr 6, 2021Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- ☆41Mar 5, 2024Updated 2 years ago
- HiKoB OpenLab drivers and applications source code☆17Jun 13, 2016Updated 9 years ago
- HW accelerator mapping optimization framework for in-memory computing☆28Jun 3, 2025Updated 9 months ago
- Stencil with Optimized Dataflow Architecture☆18Feb 27, 2024Updated 2 years ago
- DINC is a framework that efficiently plans and implements P4-based service partitions on multiple network devices.☆30Feb 10, 2026Updated last month
- Vmodel toolbox repository☆14Mar 25, 2016Updated 9 years ago
- ☆16Sep 27, 2023Updated 2 years ago
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆35Feb 12, 2026Updated last month
- ☆11Oct 12, 2021Updated 4 years ago
- ☆12Mar 23, 2020Updated 5 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Jan 29, 2026Updated last month
- ☆124Mar 13, 2026Updated last week
- Open Flashloader for DLink and OpenOCD☆14May 13, 2025Updated 10 months ago
- [ArXiv 2025] A curated list of papers on on-device large language models, focusing on model compression and system optimization technique…☆28Jan 27, 2026Updated last month
- ☆16Apr 29, 2025Updated 10 months ago
- Quartznet implementation on pytorch [https://arxiv.org/abs/1910.10261]☆26Jul 16, 2021Updated 4 years ago
- Extended and external tests for Verilator testing☆17Mar 11, 2026Updated last week
- Free noise reduction of speech signals☆12Jul 26, 2016Updated 9 years ago
- Benchmarking execution time of AlexNet CNN on FPGA and GPU. Developed AlexNet in opencl.☆11Oct 9, 2019Updated 6 years ago