pulp-platform / ne16
Neural Engine, 16 input channels
☆13Updated 2 years ago
Alternatives and similar repositories for ne16:
Users that are interested in ne16 are comparing it to the libraries listed below
- Reconfigurable Binary Engine☆16Updated 4 years ago
- ☆33Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆22Updated last week
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last month
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated 9 months ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 8 months ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆28Updated last year
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- ☆81Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆33Updated 4 years ago
- Pulp virtual platform☆23Updated 2 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆11Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆48Updated 2 months ago
- APB Logic☆17Updated 3 months ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆64Updated last month
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆22Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- ☆53Updated this week
- HLS for Networks-on-Chip☆33Updated 4 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆17Updated 6 years ago
- Tutorials on HLS Design☆51Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated last week
- ☆42Updated 6 years ago
- A reliable, real-time subsystem for the Carfield SoC☆16Updated last week
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆33Updated last week
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆29Updated 4 years ago
- General Purpose AXI Direct Memory Access☆48Updated 10 months ago