Neural Engine, 16 input channels
☆20Oct 31, 2022Updated 3 years ago
Alternatives and similar repositories for ne16
Users that are interested in ne16 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆95Aug 4, 2025Updated last year
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆43Mar 3, 2026Updated 7 months ago
- GNU toolchain for PULP and RISC-V☆14Mar 15, 2025Updated last year
- DNN Compiler for Heterogeneous SoCs☆83Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆99Oct 18, 2023Updated 3 years ago
- whatever it means☆19Jun 10, 2026Updated 4 months ago
- ☆11Sep 25, 2026Updated last month
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆42Sep 30, 2026Updated 3 weeks ago
- Generates CMSIS-SVD xml files from DTS info and Register templates☆12Apr 4, 2025Updated last year
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 10 months ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆22Aug 19, 2026Updated 2 months ago
- RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo☆14Mar 7, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆28Apr 17, 2026Updated 6 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆36Mar 21, 2020Updated 6 years ago
- ☆13Apr 6, 2021Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- Projects for the UltraMYIR FPGA development board☆13Sep 17, 2023Updated 3 years ago
- ☆109Aug 19, 2025Updated last year
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆43Oct 15, 2026Updated 2 weeks ago
- ☆55Oct 16, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆41Mar 5, 2024Updated 2 years ago
- Stencil with Optimized Dataflow Architecture☆18Feb 27, 2024Updated 2 years ago
- Vmodel toolbox repository☆15Mar 25, 2016Updated 10 years ago
- ☆11Dec 16, 2022Updated 3 years ago
- HW accelerator mapping optimization framework for in-memory computing☆30Jun 3, 2025Updated last year
- Keras Docset for dash/Zeal☆10Oct 10, 2020Updated 6 years ago
- ☆128Oct 14, 2026Updated 2 weeks ago
- C NeuralNets: A simple neural network library in C☆10Dec 7, 2018Updated 7 years ago
- ☆11Mar 23, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆11Oct 12, 2021Updated 5 years ago
- ☆16Sep 27, 2023Updated 3 years ago
- Free noise reduction of speech signals☆12Jul 26, 2016Updated 10 years ago
- ☆11Jun 4, 2018Updated 8 years ago
- Benchmarking execution time of AlexNet CNN on FPGA and GPU. Developed AlexNet in opencl.☆11Oct 9, 2019Updated 7 years ago
- Adding excalidraw integration to RemNote!☆10Apr 14, 2024Updated 2 years ago
- Extended and external tests for Verilator testing☆19Oct 16, 2026Updated last week