pulp-platform / ne16Links
Neural Engine, 16 input channels
☆16Updated 3 years ago
Alternatives and similar repositories for ne16
Users that are interested in ne16 are comparing it to the libraries listed below
Sorting:
- ☆86Updated 2 years ago
- ☆35Updated 2 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- ☆122Updated 2 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last week
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated last year
- Pulp virtual platform☆24Updated 6 months ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆92Updated 5 months ago
- Tutorials on HLS Design☆52Updated 6 years ago
- ☆72Updated 7 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Updated this week
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- Train and deploy LUT-based neural networks on FPGAs☆106Updated last year
- Algorithmic C Math Library☆67Updated last week
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆39Updated 2 years ago
- ☆90Updated 3 weeks ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆99Updated 6 months ago
- Systolic-array based Deep Learning Accelerator generator☆27Updated 5 years ago
- ☆40Updated 6 years ago
- PYNQ Composabe Overlays☆74Updated last year
- Learn systemC with examples☆127Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago
- A repository for SystemC Learning examples☆73Updated 3 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆102Updated 2 weeks ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- ☆40Updated 6 years ago
- ☆66Updated 3 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆90Updated 3 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆78Updated last month