Synthesisable SIMT-style RISC-V GPGPU
☆54Mar 30, 2026Updated 3 months ago
Alternatives and similar repositories for SIMTight
Users that are interested in SIMTight are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V BSV Specification☆24Apr 28, 2026Updated 2 months ago
- ☆17May 9, 2022Updated 4 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18May 19, 2026Updated last month
- ☆14Apr 28, 2026Updated 2 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆14Jun 7, 2025Updated last year
- Haskell library for hardware description☆106Aug 18, 2025Updated 10 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Updated this week
- ☆35Updated this week
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆24Apr 25, 2025Updated last year
- Manythread RISC-V overlay for FPGA clusters☆39Sep 16, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17Mar 17, 2022Updated 4 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12Apr 28, 2026Updated 2 months ago
- C++ implementation of Cascade information reconciliation protocol for Quantum Key Distribution☆22Feb 22, 2025Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆34May 17, 2026Updated last month
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆34May 26, 2026Updated last month
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 9 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆27Mar 8, 2026Updated 3 months ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC…☆19May 19, 2021Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- Vijos: Vijos Isn't Just an Operating System☆10May 31, 2020Updated 6 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码，它能使用LLM对文本数据进行暴力的压缩，达到极高的压缩率。☆22Nov 24, 2024Updated last year
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 3 years ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆54Apr 11, 2020Updated 6 years ago
- ☆17Apr 14, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆92Aug 29, 2023Updated 2 years ago
- Parser for ELF object format.☆12Dec 24, 2021Updated 4 years ago
- ☆22Sep 27, 2022Updated 3 years ago
- ☆22Nov 3, 2025Updated 8 months ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 5 years ago
- Nuclei AI Library Optimized For RISC-V Vector☆15Oct 15, 2025Updated 8 months ago