CTSRD-CHERI / SIMTightLinks
Synthesisable SIMT-style RISC-V GPGPU
☆48Updated 5 months ago
Alternatives and similar repositories for SIMTight
Users that are interested in SIMTight are comparing it to the libraries listed below
Sorting:
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 6 months ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated 3 weeks ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- A Heterogeneous GPU Platform for Chipyard SoC☆40Updated 2 weeks ago
- Wrappers for open source FPU hardware implementations.☆35Updated 3 weeks ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆114Updated 2 years ago
- ☆89Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Chisel Cheatsheet☆34Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- ☆89Updated 4 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated 6 months ago
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- The official NaplesPU hardware code repository☆20Updated 6 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 2 weeks ago
- A Rocket-based RISC-V superscalar in-order core☆36Updated 2 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 months ago
- Spike with a coherence supported cache model☆14Updated last year
- RISC-V GPGPU☆36Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- ☆38Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- A parallel and distributed simulator for thousand-core chips☆27Updated 7 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- ☆82Updated last year