CTSRD-CHERI / SIMTightLinks
Synthesisable SIMT-style RISC-V GPGPU
☆42Updated 3 months ago
Alternatives and similar repositories for SIMTight
Users that are interested in SIMTight are comparing it to the libraries listed below
Sorting:
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- A Rocket-based RISC-V superscalar in-order core☆35Updated 2 weeks ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆23Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- ☆80Updated last week
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆31Updated 4 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- Intel Compiler for SystemC☆25Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆114Updated 2 weeks ago
- Chisel Cheatsheet☆34Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- ☆33Updated 7 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆104Updated last month
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Various examples for Chisel HDL☆29Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 2 weeks ago
- ☆80Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- The official NaplesPU hardware code repository☆19Updated 6 years ago