CTSRD-CHERI / SIMTightLinks
Synthesisable SIMT-style RISC-V GPGPU
☆36Updated last week
Alternatives and similar repositories for SIMTight
Users that are interested in SIMTight are comparing it to the libraries listed below
Sorting:
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 weeks ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 3 weeks ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 3 weeks ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- Various examples for Chisel HDL☆29Updated 3 years ago
- ☆31Updated 7 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆36Updated last year
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated last week
- Intel Compiler for SystemC☆23Updated 2 years ago
- ☆68Updated this week
- Wrappers for open source FPU hardware implementations.☆32Updated last year
- RISC-V GPGPU☆34Updated 5 years ago
- ☆62Updated 4 years ago
- ☆22Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated 2 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆35Updated 2 years ago
- ☆25Updated 4 months ago
- Chisel Cheatsheet☆33Updated 2 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- The specification for the FIRRTL language☆58Updated last week
- A Hardware Pipeline Description Language☆45Updated last year
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆83Updated last month
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 2 weeks ago