CTSRD-CHERI / SIMTightLinks
Synthesisable SIMT-style RISC-V GPGPU
☆43Updated 4 months ago
Alternatives and similar repositories for SIMTight
Users that are interested in SIMTight are comparing it to the libraries listed below
Sorting:
- A Rocket-based RISC-V superscalar in-order core☆35Updated last month
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆29Updated last month
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- ☆87Updated this week
- Chisel Cheatsheet☆34Updated 2 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆31Updated 4 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆37Updated this week
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- Wrappers for open source FPU hardware implementations.☆35Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆110Updated 2 years ago
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- RISC-V Matrix Specification☆23Updated 11 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated 3 weeks ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆43Updated 5 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- For contributions of Chisel IP to the chisel community.☆67Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆118Updated last month
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- Intel Compiler for SystemC☆25Updated 2 years ago