CTSRD-CHERI / SIMTight
Synthesisable SIMT-style RISC-V GPGPU
☆33Updated last month
Alternatives and similar repositories for SIMTight
Users that are interested in SIMTight are comparing it to the libraries listed below
Sorting:
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆29Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated this week
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆13Updated this week
- RISC-V GPGPU☆34Updated 5 years ago
- SoC for muntjac☆12Updated 2 weeks ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆35Updated last month
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- ☆30Updated 5 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- ☆35Updated 10 months ago
- ☆61Updated 2 weeks ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆31Updated last year
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated last year
- SCARV: a side-channel hardened RISC-V platform☆26Updated 2 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- ☆55Updated 2 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Updated this week
- Workshop on Computer Architecture Research with RISC-V (CARRV)☆39Updated 6 months ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated last week
- Open source high performance IEEE-754 floating unit☆70Updated last year
- Wrappers for open source FPU hardware implementations.☆31Updated last year
- BSC Development Workstation (BDW)☆28Updated 6 months ago
- A vector processor implemented in Chisel☆21Updated 10 years ago