ted-xie / REAPR
REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications such as regular expressions. REAPR is currently only compatible with SDAccel-capable Xilinx FPGA boards.
☆15Updated 5 years ago
Related projects: ⓘ
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆32Updated 6 years ago
- A home for Genesis2 sources.☆36Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆33Updated last year
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆17Updated this week
- 🔁 elastic circuit toolchain☆30Updated 2 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 5 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆11Updated 8 years ago
- ☆19Updated this week
- LIS Network-on-Chip Implementation☆28Updated 8 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆29Updated 3 years ago
- Useful utilities for BAR projects☆31Updated 8 months ago
- Architect's workbench☆9Updated 8 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆31Updated this week
- ☆51Updated 2 years ago
- SoCRocket - Core Repository☆32Updated 7 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆64Updated 6 years ago
- Languages, Tools, and Techniques for Accelerator Design☆32Updated 2 years ago
- DyRACT Open Source Repository☆16Updated 8 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Updated 3 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 2 months ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆55Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆16Updated 2 weeks ago
- Fluid Pipelines☆11Updated 6 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆36Updated last year
- ☆22Updated 11 months ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆26Updated last week
- RISC-V GPGPU☆34Updated 4 years ago