ted-xie / REAPR
REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications such as regular expressions. REAPR is currently only compatible with SDAccel-capable Xilinx FPGA boards.
☆16Updated 5 years ago
Alternatives and similar repositories for REAPR:
Users that are interested in REAPR are comparing it to the libraries listed below
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Updated 8 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆20Updated this week
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆26Updated 5 years ago
- A home for Genesis2 sources.☆39Updated last week
- SoCRocket - Core Repository☆34Updated 7 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 6 months ago
- 🔁 elastic circuit toolchain☆30Updated last month
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆15Updated 5 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Updated 7 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆64Updated 6 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Hardware and script files related to dynamic partial reconfiguration☆9Updated 6 years ago
- ☆52Updated 2 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 5 months ago
- FGPU is a soft GPU architecture general purpose computing☆56Updated 4 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 5 years ago
- ☆41Updated this week