ted-xie / REAPRLinks
REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications such as regular expressions. REAPR is currently only compatible with SDAccel-capable Xilinx FPGA boards.
☆16Updated 5 years ago
Alternatives and similar repositories for REAPR
Users that are interested in REAPR are comparing it to the libraries listed below
Sorting:
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Updated 9 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆66Updated 6 years ago
- 🔁 elastic circuit toolchain☆30Updated 6 months ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 3 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 10 months ago
- ☆56Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- RISC-V processor☆31Updated 3 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Xilinx Unisim Library in Verilog☆78Updated 4 years ago
- Open Processor Architecture☆26Updated 9 years ago
- SoCRocket - Core Repository☆37Updated 8 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 8 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 7 months ago
- RISC-V GPGPU☆34Updated 5 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Updated 7 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆36Updated 2 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated last week