ted-xie / REAPR
REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications such as regular expressions. REAPR is currently only compatible with SDAccel-capable Xilinx FPGA boards.
☆16Updated 5 years ago
Alternatives and similar repositories for REAPR:
Users that are interested in REAPR are comparing it to the libraries listed below
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Updated 9 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- RISC-V GPGPU☆34Updated 5 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- Hardware and script files related to dynamic partial reconfiguration☆9Updated 7 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆10Updated 6 years ago
- A home for Genesis2 sources.☆41Updated this week
- FGPU is a soft GPU architecture general purpose computing☆57Updated 4 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- SmartNIC☆14Updated 6 years ago
- SCARV: a side-channel hardened RISC-V platform☆26Updated 2 years ago
- ☆24Updated 5 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- Polyhedral Compilation tool for High Level Synthesis.☆10Updated 10 years ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- ☆55Updated 2 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 2 weeks ago