ted-xie / REAPR
REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications such as regular expressions. REAPR is currently only compatible with SDAccel-capable Xilinx FPGA boards.
☆15Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for REAPR
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆19Updated this week
- A fault-injection framework using Chisel and FIRRTL☆34Updated last year
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 2 years ago
- Fluid Pipelines☆11Updated 6 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Updated 8 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- A home for Genesis2 sources.☆38Updated 3 years ago
- SoCRocket - Core Repository☆33Updated 7 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Useful utilities for BAR projects☆30Updated 10 months ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- ☆52Updated 2 years ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- Architect's workbench☆9Updated 8 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆17Updated 7 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆14Updated 5 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆64Updated 6 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Updated 4 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 5 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated last month
- RISC-V GPGPU☆34Updated 4 years ago
- ☆24Updated 8 years ago
- A Verilog Synthesis Regression Test☆34Updated 8 months ago