Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Lukas Cavigelli, Georg Rutishauser, Luca Benini.
☆25Jul 14, 2020Updated 5 years ago
Alternatives and similar repositories for stream-ebpc
Users that are interested in stream-ebpc are comparing it to the libraries listed below
Sorting:
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Oct 6, 2019Updated 6 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Dec 13, 2019Updated 6 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated 2 months ago
- 張耀文老師的"奈米積體電路實體設計"作業(Physical Design)☆11Jan 18, 2024Updated 2 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 9 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- Xilinx AXI VIP example of use☆43Apr 24, 2021Updated 4 years ago
- Development and simulation framework for Application Specific Vector Processor☆16Mar 8, 2020Updated 6 years ago
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Oct 30, 2018Updated 7 years ago
- double_fpu_verilog☆21Jul 17, 2014Updated 11 years ago
- 生态模拟仿真系统☆10Aug 5, 2020Updated 5 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- ☆17Feb 24, 2025Updated last year
- ☆10Mar 14, 2022Updated 4 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 6 years ago
- ☆19Aug 25, 2017Updated 8 years ago
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆21May 27, 2024Updated last year
- A logic synthesis tool☆86Sep 8, 2025Updated 6 months ago
- Package for performing fixed-point, arbitrary-precision arithmetic in Python.☆66Mar 2, 2024Updated 2 years ago
- Mobilenet v1 (3,128,128, alpha=0.25) on STMH7 using STMCube AI☆10Oct 25, 2019Updated 6 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Jul 5, 2025Updated 8 months ago
- Code for the Change-Based Inference Paper (CBinfer)☆10Jan 7, 2019Updated 7 years ago
- GPU-Accelerated Global Router☆29Nov 14, 2024Updated last year
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆11Feb 22, 2018Updated 8 years ago
- ☆24Mar 5, 2026Updated 2 weeks ago
- ☆32Apr 21, 2019Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆51Feb 26, 2025Updated last year
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆18Feb 25, 2026Updated 3 weeks ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- ☆14Mar 13, 2026Updated last week
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 4 years ago
- Official implementation for Wavelet Feature Maps Compression for Image-to-Image CNNs, NeurIPS 2022.☆37Oct 12, 2022Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- A Full-System Simulator for CXL-Based SSD Memory System☆39Dec 24, 2024Updated last year
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 4 years ago