Control and status register code generator toolchain
☆205Jul 14, 2026Updated 3 weeks ago
Alternatives and similar repositories for PeakRDL
Users that are interested in PeakRDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆83Mar 28, 2026Updated 4 months ago
- SystemRDL 2.0 language compiler front-end☆282Apr 10, 2026Updated 4 months ago
- Generate address space documentation HTML from compiled SystemRDL input☆65Mar 6, 2026Updated 5 months ago
- Code generation tool for control and status registers☆464Jul 16, 2026Updated 3 weeks ago
- Import and export IP-XACT XML register models☆39Nov 5, 2025Updated 9 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Generate UVM register model from compiled SystemRDL input☆61Nov 25, 2025Updated 8 months ago
- An open-source HDL register code generator fast enough to run in real time.☆91Jul 27, 2026Updated 2 weeks ago
- ☆15Mar 28, 2026Updated 4 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆208Jun 3, 2026Updated 2 months ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆16Jul 2, 2026Updated last month
- Control and Status Register map generator for HDL projects☆145May 24, 2025Updated last year
- SystemVerilog file list pruner☆18Aug 2, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,471Updated this week
- ☆20Jul 28, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆219Jul 27, 2026Updated 2 weeks ago
- The UVM written in Python☆564Updated this week
- general-cores☆21Jul 16, 2025Updated last year
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Coverview☆32Updated this week
- Open Logic FPGA Standard Library☆997Jul 31, 2026Updated last week
- Style guide enforcement for VHDL☆249Jul 24, 2026Updated 2 weeks ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆843May 14, 2026Updated 2 months ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 4 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A dependency management tool for hardware projects.☆383Updated this week
- Python packages providing a library for Verification Stimulus and Coverage☆147Jul 5, 2026Updated last month
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- Python-based IP-XACT parser and utilities☆144Jun 13, 2024Updated 2 years ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆81Oct 22, 2024Updated last year
- Waveform Viewer Extension for VScode☆352Aug 3, 2026Updated last week
- SystemVerilog (IEEE 1800-2017) Simulator☆70Updated this week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆457Apr 22, 2026Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,446Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An abstraction library for interfacing EDA tools☆785Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,651Updated this week
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆69Feb 16, 2026Updated 5 months ago
- High quality and composable RTL libraries in SystemVerilog☆47Updated this week
- AXI interface modules for Cocotb☆347Mar 13, 2026Updated 4 months ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago