Control and status register code generator toolchain
☆198May 5, 2026Updated last month
Alternatives and similar repositories for PeakRDL
Users that are interested in PeakRDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆82Mar 28, 2026Updated 3 months ago
- SystemRDL 2.0 language compiler front-end☆280Apr 10, 2026Updated 2 months ago
- Generate address space documentation HTML from compiled SystemRDL input☆64Mar 6, 2026Updated 3 months ago
- Code generation tool for control and status registers☆464May 30, 2026Updated last month
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 7 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Generate UVM register model from compiled SystemRDL input☆61Nov 25, 2025Updated 7 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Jun 3, 2026Updated 3 weeks ago
- ☆15Mar 28, 2026Updated 3 months ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆16Jun 24, 2026Updated last week
- Control and Status Register map generator for HDL projects☆140May 24, 2025Updated last year
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated last year
- general-cores☆21Jul 16, 2025Updated 11 months ago
- An open-source HDL register code generator fast enough to run in real time.☆89Updated this week
- The UVM written in Python☆556Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog Logger☆19Apr 6, 2026Updated 2 months ago
- Python-based IP-XACT parser and utilities☆144Jun 13, 2024Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,422Jun 24, 2026Updated last week
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆39Nov 6, 2025Updated 7 months ago
- SystemVerilog file list pruner☆19Mar 2, 2026Updated 4 months ago
- A dependency management tool for hardware projects.☆378Updated this week
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆98May 8, 2026Updated last month
- VUnit is a unit testing framework for VHDL/SystemVerilog☆835May 14, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆19Jun 15, 2026Updated 2 weeks ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- An abstraction library for interfacing EDA tools☆774Updated this week
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆15Updated this week
- Python packages providing a library for Verification Stimulus and Coverage☆147Jun 17, 2026Updated 2 weeks ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆212Jun 22, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,426Jun 17, 2026Updated 2 weeks ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆80Oct 22, 2024Updated last year
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆451Apr 22, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)☆18Aug 16, 2021Updated 4 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆39Apr 13, 2026Updated 2 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆149Mar 29, 2026Updated 3 months ago
- git clone of http://code.google.com/p/axi-bfm/☆18May 21, 2013Updated 13 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆23Jun 19, 2026Updated last week
- ☆16May 6, 2026Updated last month