Control and status register code generator toolchain
☆210Jul 14, 2026Updated last month
Alternatives and similar repositories for PeakRDL
Users that are interested in PeakRDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆84Mar 28, 2026Updated 5 months ago
- SystemRDL 2.0 language compiler front-end☆282Apr 10, 2026Updated 4 months ago
- Generate address space documentation HTML from compiled SystemRDL input☆65Mar 6, 2026Updated 5 months ago
- Code generation tool for control and status registers☆468Aug 16, 2026Updated 2 weeks ago
- Import and export IP-XACT XML register models☆39Nov 5, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Generate UVM register model from compiled SystemRDL input☆61Nov 25, 2025Updated 9 months ago
- An open-source HDL register code generator fast enough to run in real time.☆91Aug 10, 2026Updated 3 weeks ago
- ☆16Mar 28, 2026Updated 5 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆208Jun 3, 2026Updated 2 months ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆16Updated this week
- Control and Status Register map generator for HDL projects☆147May 24, 2025Updated last year
- SystemVerilog file list pruner☆19Updated this week
- cocotb: Python-based chip (RTL) verification☆2,486Updated this week
- ☆20Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆219Jul 27, 2026Updated last month
- The UVM written in Python☆568Aug 24, 2026Updated last week
- general-cores☆21Jul 16, 2025Updated last year
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Coverview☆33Updated this week
- Open Logic FPGA Standard Library☆1,007Updated this week
- Style guide enforcement for VHDL☆253Jul 24, 2026Updated last month
- VUnit is a unit testing framework for VHDL/SystemVerilog☆845Aug 13, 2026Updated 2 weeks ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 4 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A dependency management tool for hardware projects.☆388Aug 20, 2026Updated last week
- Python packages providing a library for Verification Stimulus and Coverage☆148Jul 5, 2026Updated last month
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- Python-based IP-XACT parser and utilities☆141Jun 13, 2024Updated 2 years ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆82Oct 22, 2024Updated last year
- Waveform Viewer Extension for VScode☆355Aug 14, 2026Updated 2 weeks ago
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆72Updated this week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆462Apr 22, 2026Updated 4 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,453Aug 24, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An abstraction library for interfacing EDA tools☆790Aug 12, 2026Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,671Updated this week
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 6 months ago
- High quality and composable RTL libraries in SystemVerilog☆48Updated this week
- AXI interface modules for Cocotb☆355Aug 24, 2026Updated last week
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago