Control and status register code generator toolchain
☆177Feb 27, 2026Updated this week
Alternatives and similar repositories for PeakRDL
Users that are interested in PeakRDL are comparing it to the libraries listed below
Sorting:
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆75Dec 12, 2025Updated 2 months ago
- SystemRDL 2.0 language compiler front-end☆271Jan 16, 2026Updated last month
- Generate address space documentation HTML from compiled SystemRDL input☆61Jan 16, 2026Updated last month
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 3 months ago
- Generate UVM register model from compiled SystemRDL input☆60Nov 25, 2025Updated 3 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Oct 21, 2024Updated last year
- C++ 17 Hardware abstraction layer generator from systemrdl☆14Jan 25, 2026Updated last month
- 🇯 JSON encoder and decoder in pure SystemVerilog☆13Jul 7, 2024Updated last year
- general-cores☆21Jul 16, 2025Updated 7 months ago
- ☆15Nov 15, 2025Updated 3 months ago
- The UVM written in Python☆504Updated this week
- ☆18Jan 21, 2026Updated last month
- An open-source HDL register code generator fast enough to run in real time.☆83Feb 2, 2026Updated last month
- Python-based IP-XACT parser and utilities☆143Jun 13, 2024Updated last year
- VUnit is a unit testing framework for VHDL/SystemVerilog☆818Updated this week
- Python packages providing a library for Verification Stimulus and Coverage☆140Feb 18, 2026Updated last week
- SystemVerilog file list pruner☆16Feb 18, 2026Updated last week
- Control and Status Register map generator for HDL projects☆131May 24, 2025Updated 9 months ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆88Oct 16, 2025Updated 4 months ago
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆79Oct 22, 2024Updated last year
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 3 months ago
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated 2 months ago
- Verilog hardware abstraction library☆46Feb 23, 2026Updated last week
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- Python interface for cross-calling with HDL☆47Updated this week
- A dependency management tool for hardware projects.☆347Updated this week
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆247Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year