Control and status register code generator toolchain
☆227Oct 26, 2026Updated this week
Alternatives and similar repositories for PeakRDL
Users that are interested in PeakRDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆90Mar 28, 2026Updated 7 months ago
- SystemRDL 2.0 language compiler front-end☆288Oct 7, 2026Updated 3 weeks ago
- Generate address space documentation HTML from compiled SystemRDL input☆68Sep 22, 2026Updated last month
- Markdown exporter for the PeakRDL toolchain☆13Updated this week
- Code generation tool for control and status registers☆474Sep 11, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆18Mar 28, 2026Updated 7 months ago
- Generate VHDL RTL that implements a register block from compiled SystemRDL input.☆14May 18, 2026Updated 5 months ago
- An open-source HDL register code generator fast enough to run in real time.☆92Oct 19, 2026Updated last week
- Generate UVM register model from compiled SystemRDL input☆62Nov 25, 2025Updated 11 months ago
- Import and export IP-XACT XML register models☆41Nov 5, 2025Updated 11 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆209Jun 3, 2026Updated 4 months ago
- Control and Status Register map generator for HDL projects☆149May 24, 2025Updated last year
- C++ 17 Hardware abstraction layer generator from systemrdl☆16Aug 28, 2026Updated 2 months ago
- cocotb: Python-based chip (RTL) verification☆2,558Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A dependency management tool for hardware projects.☆401Oct 22, 2026Updated last week
- The UVM written in Python☆572Updated this week
- Coverview☆36Oct 5, 2026Updated 3 weeks ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆220Oct 17, 2026Updated 2 weeks ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated last month
- SystemVerilog file list pruner☆19Oct 19, 2026Updated last week
- Open Logic FPGA Standard Library☆1,032Updated this week
- Test dashboard for verification features in Verilator☆35Updated this week
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated 2 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆20Oct 8, 2026Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,478Oct 23, 2026Updated last week
- Style guide enforcement for VHDL☆255Sep 6, 2026Updated last month
- VUnit is a unit testing framework for VHDL/SystemVerilog☆854Oct 23, 2026Updated last week
- Python-based IP-XACT parser and utilities☆142Jun 13, 2024Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,739Updated this week
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆136Updated this week
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆88Oct 21, 2026Updated last week
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- general-cores☆21Jul 16, 2025Updated last year
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆80Feb 12, 2026Updated 8 months ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆467Updated this week
- VHDL compiler and simulator☆900Updated this week
- Generate verilog register file from systemRDL description☆14Feb 9, 2024Updated 2 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆149Updated this week
- Waveform Viewer Extension for VScode☆363Updated this week