Control and status register code generator toolchain
☆196May 5, 2026Updated last month
Alternatives and similar repositories for PeakRDL
Users that are interested in PeakRDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆81Mar 28, 2026Updated 2 months ago
- SystemRDL 2.0 language compiler front-end☆279Apr 10, 2026Updated 2 months ago
- Generate address space documentation HTML from compiled SystemRDL input☆63Mar 6, 2026Updated 3 months ago
- Code generation tool for control and status registers☆463May 30, 2026Updated last week
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Generate UVM register model from compiled SystemRDL input☆61Nov 25, 2025Updated 6 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Jun 3, 2026Updated last week
- ☆15Mar 28, 2026Updated 2 months ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆15Apr 12, 2026Updated last month
- Control and Status Register map generator for HDL projects☆139May 24, 2025Updated last year
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated last year
- general-cores☆21Jul 16, 2025Updated 10 months ago
- An open-source HDL register code generator fast enough to run in real time.☆89May 17, 2026Updated 3 weeks ago
- The UVM written in Python☆546Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog Logger☆19Apr 6, 2026Updated 2 months ago
- Python-based IP-XACT parser and utilities☆144Jun 13, 2024Updated last year
- cocotb: Python-based chip (RTL) verification☆2,399Updated this week
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆39Nov 6, 2025Updated 7 months ago
- SystemVerilog file list pruner☆19Mar 2, 2026Updated 3 months ago
- A dependency management tool for hardware projects.☆375Updated this week
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆98May 8, 2026Updated last month
- VUnit is a unit testing framework for VHDL/SystemVerilog☆828May 14, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆19May 20, 2026Updated 3 weeks ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- An abstraction library for interfacing EDA tools☆771Apr 24, 2026Updated last month
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated 5 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆146May 14, 2026Updated 3 weeks ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆209May 17, 2026Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last month
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆80Oct 22, 2024Updated last year
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆447Apr 22, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)☆18Aug 16, 2021Updated 4 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆39Apr 13, 2026Updated last month
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆149Mar 29, 2026Updated 2 months ago
- git clone of http://code.google.com/p/axi-bfm/☆18May 21, 2013Updated 13 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆23May 18, 2026Updated 3 weeks ago
- ☆16May 6, 2026Updated last month