Control and status register code generator toolchain
☆181Feb 27, 2026Updated 3 weeks ago
Alternatives and similar repositories for PeakRDL
Users that are interested in PeakRDL are comparing it to the libraries listed below
Sorting:
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆77Updated this week
- SystemRDL 2.0 language compiler front-end☆275Mar 8, 2026Updated 2 weeks ago
- Generate address space documentation HTML from compiled SystemRDL input☆62Mar 6, 2026Updated 2 weeks ago
- Code generation tool for control and status registers☆450Mar 14, 2026Updated last week
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 4 months ago
- Generate UVM register model from compiled SystemRDL input☆60Nov 25, 2025Updated 3 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Oct 21, 2024Updated last year
- ☆15Nov 15, 2025Updated 4 months ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆14Mar 3, 2026Updated 2 weeks ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆14Jul 7, 2024Updated last year
- general-cores☆21Jul 16, 2025Updated 8 months ago
- An open-source HDL register code generator fast enough to run in real time.☆84Mar 16, 2026Updated last week
- Control and Status Register map generator for HDL projects☆133May 24, 2025Updated 9 months ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- The UVM written in Python☆514Updated this week
- Python-based IP-XACT parser and utilities☆143Jun 13, 2024Updated last year
- SystemVerilog file list pruner☆17Mar 2, 2026Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,289Updated this week
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 4 months ago
- A dependency management tool for hardware projects.☆354Mar 12, 2026Updated last week
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆92Feb 26, 2026Updated 3 weeks ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆820Mar 12, 2026Updated last week
- ☆18Jan 21, 2026Updated 2 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆142Feb 18, 2026Updated last month
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated 2 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆200Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,396Feb 13, 2026Updated last month
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆79Oct 22, 2024Updated last year
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆423Mar 9, 2026Updated last week
- Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)☆18Aug 16, 2021Updated 4 years ago
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆146Updated this week
- git clone of http://code.google.com/p/axi-bfm/☆19May 21, 2013Updated 12 years ago
- ☆14Mar 9, 2026Updated last week
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22Mar 15, 2026Updated last week
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago