Control and status register code generator toolchain
☆218Sep 1, 2026Updated last month
Alternatives and similar repositories for PeakRDL
Users that are interested in PeakRDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆87Mar 28, 2026Updated 6 months ago
- SystemRDL 2.0 language compiler front-end☆287Sep 22, 2026Updated 2 weeks ago
- Generate address space documentation HTML from compiled SystemRDL input☆66Sep 22, 2026Updated 2 weeks ago
- Code generation tool for control and status registers☆471Sep 11, 2026Updated 3 weeks ago
- Import and export IP-XACT XML register models☆40Nov 5, 2025Updated 11 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Generate UVM register model from compiled SystemRDL input☆61Nov 25, 2025Updated 10 months ago
- An open-source HDL register code generator fast enough to run in real time.☆91Updated this week
- ☆17Mar 28, 2026Updated 6 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆208Jun 3, 2026Updated 4 months ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆16Aug 28, 2026Updated last month
- Control and Status Register map generator for HDL projects☆149May 24, 2025Updated last year
- SystemVerilog file list pruner☆19Sep 14, 2026Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,538Updated this week
- ☆20Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆219Sep 24, 2026Updated 2 weeks ago
- Coverview☆35Updated this week
- The UVM written in Python☆573Updated this week
- general-cores☆21Jul 16, 2025Updated last year
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated last month
- Open Logic FPGA Standard Library☆1,020Oct 1, 2026Updated last week
- Style guide enforcement for VHDL☆254Sep 6, 2026Updated last month
- VUnit is a unit testing framework for VHDL/SystemVerilog☆848Oct 3, 2026Updated last week
- SystemVerilog Logger☆19Apr 6, 2026Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A dependency management tool for hardware projects.☆395Oct 1, 2026Updated last week
- Python packages providing a library for Verification Stimulus and Coverage☆149Updated this week
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- Python-based IP-XACT parser and utilities☆142Jun 13, 2024Updated 2 years ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆82Oct 22, 2024Updated last year
- Waveform Viewer Extension for VScode☆361Sep 30, 2026Updated last week
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆95Updated this week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆465Apr 22, 2026Updated 5 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,473Sep 25, 2026Updated 2 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,716Sep 24, 2026Updated 2 weeks ago
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 7 months ago
- High quality and composable RTL libraries in SystemVerilog☆56Updated this week
- AXI interface modules for Cocotb☆365Aug 24, 2026Updated last month
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago