Control and status register code generator toolchain
☆211Sep 1, 2026Updated 2 weeks ago
Alternatives and similar repositories for PeakRDL
Users that are interested in PeakRDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆85Mar 28, 2026Updated 5 months ago
- SystemRDL 2.0 language compiler front-end☆285Apr 10, 2026Updated 5 months ago
- Generate address space documentation HTML from compiled SystemRDL input☆65Mar 6, 2026Updated 6 months ago
- Code generation tool for control and status registers☆471Sep 11, 2026Updated last week
- Import and export IP-XACT XML register models☆39Nov 5, 2025Updated 10 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Generate UVM register model from compiled SystemRDL input☆61Nov 25, 2025Updated 9 months ago
- An open-source HDL register code generator fast enough to run in real time.☆91Aug 10, 2026Updated last month
- ☆16Mar 28, 2026Updated 5 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆208Jun 3, 2026Updated 3 months ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆16Aug 28, 2026Updated 3 weeks ago
- Control and Status Register map generator for HDL projects☆148May 24, 2025Updated last year
- SystemVerilog file list pruner☆19Updated this week
- cocotb: Python-based chip (RTL) verification☆2,512Updated this week
- ☆20Sep 3, 2026Updated 2 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆219Updated this week
- Coverview☆35Sep 10, 2026Updated last week
- The UVM written in Python☆570Updated this week
- general-cores☆21Jul 16, 2025Updated last year
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated 3 weeks ago
- Open Logic FPGA Standard Library☆1,012Updated this week
- Style guide enforcement for VHDL☆254Sep 6, 2026Updated 2 weeks ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆844Sep 11, 2026Updated last week
- SystemVerilog Logger☆19Apr 6, 2026Updated 5 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A dependency management tool for hardware projects.☆393Updated this week
- Python packages providing a library for Verification Stimulus and Coverage☆148Updated this week
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- Python-based IP-XACT parser and utilities☆142Jun 13, 2024Updated 2 years ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆82Oct 22, 2024Updated last year
- Waveform Viewer Extension for VScode☆360Updated this week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆463Apr 22, 2026Updated 4 months ago
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆79Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,461Sep 12, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An abstraction library for interfacing EDA tools☆795Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,702Updated this week
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 7 months ago
- High quality and composable RTL libraries in SystemVerilog☆55Updated this week
- AXI interface modules for Cocotb☆361Aug 24, 2026Updated 3 weeks ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago