Control and status register code generator toolchain
☆183Mar 24, 2026Updated 2 weeks ago
Alternatives and similar repositories for PeakRDL
Users that are interested in PeakRDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆78Mar 28, 2026Updated 2 weeks ago
- SystemRDL 2.0 language compiler front-end☆275Mar 24, 2026Updated 2 weeks ago
- Generate address space documentation HTML from compiled SystemRDL input☆62Mar 6, 2026Updated last month
- Code generation tool for control and status registers☆452Apr 2, 2026Updated last week
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 5 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Generate UVM register model from compiled SystemRDL input☆61Nov 25, 2025Updated 4 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Oct 21, 2024Updated last year
- ☆15Mar 28, 2026Updated 2 weeks ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆14Mar 24, 2026Updated 2 weeks ago
- Control and Status Register map generator for HDL projects☆134May 24, 2025Updated 10 months ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆14Jul 7, 2024Updated last year
- general-cores☆21Jul 16, 2025Updated 8 months ago
- An open-source HDL register code generator fast enough to run in real time.☆84Updated this week
- The UVM written in Python☆520Mar 30, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SystemVerilog Logger☆19Updated this week
- Python-based IP-XACT parser and utilities☆144Jun 13, 2024Updated last year
- cocotb: Python-based chip (RTL) verification☆2,312Apr 2, 2026Updated last week
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 5 months ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated last month
- A dependency management tool for hardware projects.☆360Apr 2, 2026Updated last week
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆95Feb 26, 2026Updated last month
- VUnit is a unit testing framework for VHDL/SystemVerilog☆821Apr 4, 2026Updated last week
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- ☆19Apr 2, 2026Updated last week
- Python packages providing a library for Verification Stimulus and Coverage☆144Mar 25, 2026Updated 2 weeks ago
- An abstraction library for interfacing EDA tools☆757Apr 1, 2026Updated last week
- UVM components for DSP tasks (MODulation/DEModulation)☆15Mar 2, 2022Updated 4 years ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,407Feb 13, 2026Updated last month
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆80Oct 22, 2024Updated last year
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆425Mar 20, 2026Updated 3 weeks ago
- Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)☆18Aug 16, 2021Updated 4 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 2 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆38Oct 15, 2025Updated 5 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆146Mar 29, 2026Updated 2 weeks ago
- git clone of http://code.google.com/p/axi-bfm/☆19May 21, 2013Updated 12 years ago
- ☆15Mar 9, 2026Updated last month
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22Updated this week
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago