pulp-platform / redundancy_cellsLinks
SystemVerilog IPs and Modules for architectural redundancy designs.
☆14Updated 2 weeks ago
Alternatives and similar repositories for redundancy_cells
Users that are interested in redundancy_cells are comparing it to the libraries listed below
Sorting:
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- APB Logic☆18Updated 5 months ago
- A simple, scalable, source-synchronous, all-digital DDR link☆26Updated last week
- ☆29Updated last month
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 5 months ago
- verification of simple axi-based cache☆18Updated 6 years ago
- RISC-V soft-core PEs for TaPaSCo☆19Updated 11 months ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- ☆16Updated 6 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 10 months ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- Various low power labs using sky130☆12Updated 3 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- ☆28Updated 4 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 9 months ago
- ☆13Updated 2 years ago
- Platform Level Interrupt Controller☆40Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated 10 months ago