pulp-platform / redundancy_cellsLinks
SystemVerilog IPs and Modules for architectural redundancy designs.
☆14Updated last week
Alternatives and similar repositories for redundancy_cells
Users that are interested in redundancy_cells are comparing it to the libraries listed below
Sorting:
- ☆30Updated last month
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆30Updated 4 months ago
- verification of simple axi-based cache☆18Updated 6 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 10 months ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- ☆10Updated 3 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Design and UVM-TB of RISC -V Microprocessor☆28Updated last year
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 9 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- ☆13Updated 8 months ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- APB Logic☆20Updated 2 weeks ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 7 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- ☆19Updated last week
- ☆27Updated last year
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 8 years ago
- Common SystemVerilog RTL modules for RgGen☆13Updated last month
- Constrained RAndom Verification Enviroment (CRAVE)☆18Updated last year