pulp-platform / redundancy_cellsLinks
SystemVerilog IPs and Modules for architectural redundancy designs.
☆14Updated this week
Alternatives and similar repositories for redundancy_cells
Users that are interested in redundancy_cells are comparing it to the libraries listed below
Sorting:
- ☆30Updated last week
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆34Updated 7 months ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆20Updated 11 months ago
- A simple, scalable, source-synchronous, all-digital DDR link☆28Updated last month
- ☆10Updated 3 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆14Updated 4 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- APB Logic☆19Updated 7 months ago
- ☆17Updated this week
- DUTH RISC-V Superscalar Microprocessor☆31Updated 9 months ago
- ☆21Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- General Purpose AXI Direct Memory Access☆55Updated last year
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- SoC Based on ARM Cortex-M3☆32Updated 2 months ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆28Updated 9 years ago
- Xilinx AXI VIP example of use☆41Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- YosysHQ SVA AXI Properties☆41Updated 2 years ago
- Design and UVM-TB of RISC -V Microprocessor☆23Updated last year
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- Contains commonly used UVM components (agents, environments and tests).☆29Updated 6 years ago
- ☆13Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- ☆26Updated last year