SystemVerilog IPs and Modules for architectural redundancy designs.
☆20Apr 16, 2026Updated 2 weeks ago
Alternatives and similar repositories for redundancy_cells
Users that are interested in redundancy_cells are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- ☆13May 5, 2023Updated 2 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆64Apr 21, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆19Apr 22, 2026Updated last week
- Chameleon: A Multiplier-Free Temporal Convolutional Network Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Da…☆27Mar 5, 2026Updated last month
- A simple, scalable, source-synchronous, all-digital DDR link☆37Apr 7, 2026Updated 3 weeks ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- A reliable, real-time subsystem for the Carfield SoC☆20Dec 2, 2025Updated 4 months ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆126Apr 1, 2026Updated last month
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆19Jan 9, 2026Updated 3 months ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Verilog implementation of the SHA-512 hash function.☆45Jan 17, 2026Updated 3 months ago
- CMake based hardware build system☆38Apr 24, 2026Updated last week
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆32Nov 3, 2025Updated 5 months ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆41Jun 10, 2021Updated 4 years ago
- ☆23Mar 27, 2026Updated last month
- RV64GC Linux Capable RISC-V Core☆57Oct 20, 2025Updated 6 months ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- ☆25Sep 12, 2021Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆54Dec 6, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆34Feb 17, 2026Updated 2 months ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆79Mar 28, 2026Updated last month
- Desktop linux in docker☆17Feb 15, 2023Updated 3 years ago
- fbDOOM with RISC-V Vector optimizations☆17Aug 30, 2023Updated 2 years ago
- Benchmarks for High-Level Synthesis☆10Mar 17, 2023Updated 3 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆26Jan 6, 2026Updated 3 months ago
- ☆29Oct 20, 2019Updated 6 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Feb 23, 2026Updated 2 months ago
- Public release☆58Sep 3, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆18Oct 5, 2020Updated 5 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- A CIC filter implemented in Verilog☆24Sep 7, 2015Updated 10 years ago
- ☆15Dec 1, 2022Updated 3 years ago
- This Ubuntu Docker container offers a full desktop experience (XFCE) by using the tightvncserver to provide a VNC connection to the conta…☆17Jun 14, 2022Updated 3 years ago
- ☆102Mar 5, 2026Updated last month