pulp-platform / redundancy_cellsLinks
SystemVerilog IPs and Modules for architectural redundancy designs.
☆14Updated last week
Alternatives and similar repositories for redundancy_cells
Users that are interested in redundancy_cells are comparing it to the libraries listed below
Sorting:
- APB Logic☆18Updated 7 months ago
- A simple, scalable, source-synchronous, all-digital DDR link☆27Updated 3 weeks ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- ☆30Updated this week
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 2 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 6 months ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆18Updated 2 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆32Updated last month
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 10 months ago
- verification of simple axi-based cache☆18Updated 6 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Updated 4 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 11 months ago
- ☆16Updated 4 years ago
- YosysHQ SVA AXI Properties☆41Updated 2 years ago
- SystemVerilog Logger☆18Updated 2 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 6 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆41Updated 2 years ago
- General Purpose AXI Direct Memory Access☆53Updated last year
- Computational Storage Device based on the open source project OpenSSD.☆26Updated 4 years ago
- ☆13Updated 10 years ago
- Design and UVM-TB of RISC -V Microprocessor☆23Updated last year
- The memory model was leveraged from micron.☆22Updated 7 years ago