pulp-platform / redundancy_cellsLinks
SystemVerilog IPs and Modules for architectural redundancy designs.
☆14Updated last month
Alternatives and similar repositories for redundancy_cells
Users that are interested in redundancy_cells are comparing it to the libraries listed below
Sorting:
- ☆29Updated last week
- A simple, scalable, source-synchronous, all-digital DDR link☆30Updated 3 months ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆19Updated 6 months ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 6 months ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- Design and UVM-TB of RISC -V Microprocessor☆27Updated last year
- ☆10Updated 3 years ago
- ☆27Updated last year
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- ☆19Updated last month
- General Purpose AXI Direct Memory Access☆59Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- ☆13Updated 7 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 9 months ago
- ☆29Updated 5 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- ☆13Updated 2 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 9 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago