pulp-platform / redundancy_cellsLinks
SystemVerilog IPs and Modules for architectural redundancy designs.
☆14Updated this week
Alternatives and similar repositories for redundancy_cells
Users that are interested in redundancy_cells are comparing it to the libraries listed below
Sorting:
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 6 months ago
- A simple, scalable, source-synchronous, all-digital DDR link☆28Updated last week
- ☆30Updated 2 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 3 weeks ago
- APB Logic☆18Updated 6 months ago
- verification of simple axi-based cache☆18Updated 6 years ago
- YosysHQ SVA AXI Properties☆40Updated 2 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 11 months ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆31Updated 3 weeks ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 10 months ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆28Updated 3 months ago
- ☆13Updated 2 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- ☆29Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- SoC Based on ARM Cortex-M3☆32Updated last month
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 7 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- Various low power labs using sky130☆12Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- RISC-V soft-core PEs for TaPaSCo☆21Updated last year
- SystemVerilog Linter based on pyslang☆31Updated last month