SystemVerilog IPs and Modules for architectural redundancy designs.
☆18Nov 12, 2025Updated 3 months ago
Alternatives and similar repositories for redundancy_cells
Users that are interested in redundancy_cells are comparing it to the libraries listed below
Sorting:
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- ☆13May 5, 2023Updated 2 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆36Dec 8, 2025Updated 2 months ago
- RV64GC Linux Capable RISC-V Core☆53Oct 20, 2025Updated 4 months ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated this week
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆39Jun 10, 2021Updated 4 years ago
- Verilog implementation of the SHA-512 hash function.☆44Jan 17, 2026Updated last month
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 10 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- ☆21Feb 20, 2026Updated last week
- ☆25Sep 12, 2021Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆53Dec 6, 2023Updated 2 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆30Nov 3, 2025Updated 3 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Sep 18, 2023Updated 2 years ago
- ☆34Feb 17, 2026Updated last week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Feb 16, 2026Updated last week
- Public release☆58Sep 3, 2019Updated 6 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Feb 6, 2023Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated this week
- ☆30Mar 13, 2025Updated 11 months ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 7 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- Verilog Repository for GIT☆35May 4, 2021Updated 4 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- System Verilog and Emulation. Written all the five channels.☆35Mar 9, 2017Updated 8 years ago
- HLS for Networks-on-Chip☆39Feb 18, 2021Updated 5 years ago
- ☆82Oct 25, 2014Updated 11 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆210Feb 21, 2026Updated last week
- Chip on Wafer on Substrate (CoWoS) Guide☆47Feb 1, 2022Updated 4 years ago