SystemVerilog IPs and Modules for architectural redundancy designs.
☆21Jul 10, 2026Updated last week
Alternatives and similar repositories for redundancy_cells
Users that are interested in redundancy_cells are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 3 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- ☆13May 5, 2023Updated 3 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆14Sep 9, 2022Updated 3 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆19Jul 9, 2026Updated last week
- A simple, scalable, source-synchronous, all-digital DDR link☆39Updated this week
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 7 months ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆22Jul 10, 2026Updated last week
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆126Updated this week
- Verilog implementation of the SHA-512 hash function.☆46Jan 17, 2026Updated 6 months ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆41Jun 10, 2021Updated 5 years ago
- ☆26Jul 13, 2026Updated last week
- ☆25Sep 12, 2021Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆55Dec 6, 2023Updated 2 years ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆83Mar 28, 2026Updated 3 months ago
- ☆35Jul 2, 2026Updated 2 weeks ago
- Desktop linux in docker☆19Feb 15, 2023Updated 3 years ago
- fbDOOM with RISC-V Vector optimizations☆17Aug 30, 2023Updated 2 years ago
- List of several designs I have been working through the years to avoid re-designing it again☆15Jun 17, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆18Dec 12, 2025Updated 7 months ago
- ☆29Oct 20, 2019Updated 6 years ago
- Benchmarks for High-Level Synthesis☆11Mar 17, 2023Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Jul 6, 2026Updated 2 weeks ago
- ☆19Oct 5, 2020Updated 5 years ago
- Public release☆59Sep 3, 2019Updated 6 years ago
- This Ubuntu Docker container offers a full desktop experience (XFCE) by using the tightvncserver to provide a VNC connection to the conta…☆17Jun 14, 2022Updated 4 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- ☆13Apr 24, 2015Updated 11 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Python package for creating and solving constrained randomization problems.☆19Updated this week
- Source of Feitian OpenSK USB Dongle help docs.☆12Jul 5, 2022Updated 4 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆16Sep 25, 2024Updated last year
- Chameleon: A Multiplier-Free Temporal Convolutional Network Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Da…☆27Mar 5, 2026Updated 4 months ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 10 years ago
- ☆15Dec 1, 2022Updated 3 years ago