Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.
☆19Mar 26, 2026Updated 4 months ago
Alternatives and similar repositories for ptrng
Users that are interested in ptrng are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Secbench is an open-source framework for hardware security characterization☆23Jul 8, 2026Updated last month
- Clock Fault Injector - Clock Glitching Attack with Chipwhisperer☆10Dec 26, 2024Updated last year
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆49Jul 21, 2026Updated 3 weeks ago
- Cube World Reversing & Cheat (x64) - Include IDA file and unpacked game☆13Aug 1, 2023Updated 3 years ago
- Artifact Evaluation of "GhostCache: Timer- and Counter-Free Cache Attacks Exploiting Weak Coherence on RISC-V and ARM Chips" (CCS 2025)☆23Jul 19, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Small cyber challenges for fun and no profit☆12May 20, 2025Updated last year
- IOPMP IP☆26Jul 11, 2025Updated last year
- ☆13Apr 25, 2025Updated last year
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆111Jul 28, 2026Updated 2 weeks ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆14Nov 26, 2024Updated last year
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 8 years ago
- ASLR Disabler (x86 / x64) - Little utility for disabling the ASLR on PE files☆17Aug 1, 2023Updated 3 years ago
- embedded-systems-security-examples☆27Mar 26, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆12Apr 5, 2019Updated 7 years ago
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Jun 26, 2026Updated last month
- Security analysis for the RISC-V ISA☆16Aug 1, 2024Updated 2 years ago
- Analysis tool to assess (HW/SW) system security against fault-injection attacks☆21Jul 21, 2026Updated 3 weeks ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆17Dec 24, 2020Updated 5 years ago
- Cypherock EMFI device is a low-cost tool to induce electromagnetic fault injections on general purpose MCUs and SOCs to study various chi…☆26Jan 6, 2024Updated 2 years ago
- TrustZone True Number Generator☆43Apr 5, 2022Updated 4 years ago
- ☆20Jul 28, 2026Updated 2 weeks ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆33Jan 7, 2025Updated last year
- simple cache latency test☆10Feb 24, 2021Updated 5 years ago
- ☆15Oct 2, 2023Updated 2 years ago
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- A testbed for RISCV vulnerable binaries that aims to produce meaningful fingerprints recognizable by a Control Flow integrity Machine Lea…☆18Mar 1, 2024Updated 2 years ago
- C Crypto library supporting DES, AES128, SHA256, CCM-AES128, ECDSA, ECDH, PKCS#1 v1.5☆15Jan 24, 2022Updated 4 years ago
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆227Jun 5, 2026Updated 2 months ago
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆19Aug 6, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated 2 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- Python-based domain-specific language for computational magnetism.☆13Updated this week
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Aug 16, 2021Updated 4 years ago
- This is a SystemVerilog HDL implementation of Karatsuba multiplier.☆11Jul 8, 2020Updated 6 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆12Jan 8, 2021Updated 5 years ago