Parasitic Extraction for KLayout
☆47Oct 30, 2026Updated this week
Alternatives and similar repositories for klayout-pex
Users that are interested in klayout-pex are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Basic PCells, DRC, LVS, XSection for Sky130A technology☆11Jun 10, 2024Updated 2 years ago
- ☆42Oct 16, 2026Updated 2 weeks ago
- An innovative Verilog-A compiler - reloaded☆54Oct 28, 2026Updated last week
- OpenVAF revived by community☆41Updated this week
- Development repository for openEMS workflow for IHP SG13G2☆79Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 6 months ago
- FasterCap is a powerful three- and two-dimensional capactiance extraction program.☆42Oct 25, 2019Updated 7 years ago
- Parasitic capacitance analysis of foundry metal stackups☆21Updated this week
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆26Jul 1, 2024Updated 2 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆69Mar 13, 2025Updated last year
- ☆13Nov 18, 2024Updated last year
- Python port of xsection script for KLayout☆19Oct 1, 2026Updated last month
- Primitives for GF180MCU provided by GlobalFoundries.☆13Jul 6, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Hardware Description Library☆96Feb 17, 2026Updated 8 months ago
- RFIC EM simulation: Create AWS Palace model from GDSII layout files☆74Updated this week
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆507Updated this week
- Qucs-Help documentation☆10Jul 25, 2018Updated 8 years ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆26Oct 17, 2026Updated 2 weeks ago
- A simple MOSFET model for analog/RF IC design and simulation☆56Oct 7, 2026Updated 3 weeks ago
- ☆14Sep 17, 2026Updated last month
- Online viewer of Xschem schematic files☆36Dec 14, 2025Updated 10 months ago
- Characterizer☆40Aug 26, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆92Dec 18, 2024Updated last year
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated 2 years ago
- Collection of macros to help with chip design in KLayout☆11Apr 13, 2017Updated 9 years ago
- IHP Open Access PDK☆18Updated this week
- Examples of analog circuit design with sEKV for the open source IHP 130nm technology☆33Jun 5, 2025Updated last year
- ☆39Apr 10, 2023Updated 3 years ago
- ☆22Updated this week
- Revolution EDA repository, an integrated schematic to GDS design environment for custom integrated circuits☆84Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Circuit Automatic Characterization Engine☆58Feb 7, 2025Updated last year
- Python library to interact with spice simulators such as LTSpice, QSPICE, NGSpice and others.☆148Oct 4, 2026Updated 3 weeks ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆871Updated this week
- A package for converting IC layout (OASIS/GDS2) into 3D formats such as .GLB/glTF2.0, to load to the web.☆10Aug 8, 2023Updated 3 years ago
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 9 months ago
- ☆14Apr 11, 2026Updated 6 months ago
- Circuit Automatic Characterization Engine☆16Sep 24, 2026Updated last month