iic-jku / klayout-pexLinks
Parasitic Extraction for KLayout
☆37Updated 2 weeks ago
Alternatives and similar repositories for klayout-pex
Users that are interested in klayout-pex are comparing it to the libraries listed below
Sorting:
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated 2 years ago
- Online viewer of Xschem schematic files☆28Updated last month
- A python3 gm/ID starter kit☆61Updated last month
- Skywater 130nm Klayout Device Generators PDK☆30Updated last year
- Circuit Automatic Characterization Engine☆51Updated 11 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆26Updated last year
- Blender GDSII Importer with PDK Support☆63Updated this week
- This repository is for (pre-)release versions of the Revolution EDA.☆58Updated 3 weeks ago
- ☆19Updated last year
- Converts GDSII files to STL files.☆42Updated 2 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated 4 months ago
- PLL Designs on Skywater 130nm MPW☆22Updated 2 years ago
- Interchange formats for chip design.☆36Updated last week
- Skywaters 130nm Klayout PDK☆31Updated 11 months ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆23Updated last week
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆29Updated 3 years ago
- Verilog-A simulation models☆91Updated 2 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆55Updated 8 years ago
- skywater 130nm pdk☆40Updated this week
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆44Updated last month
- ☆83Updated last year
- Advanced Integrated Circuits 2024☆24Updated last year
- Hardware Description Library☆88Updated 9 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆66Updated this week
- ☆40Updated 2 years ago
- RFIC EM simulation: Create AWS Palace model from GDSII layout files☆31Updated last week
- An innovative Verilog-A compiler - reloaded☆36Updated last week
- Hdl21 Schematics☆17Updated last year
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆64Updated 4 months ago