Coloquinte / moosic-yosys-pluginLinks
Yosys plugin for logic locking and supply-chain security
☆22Updated 4 months ago
Alternatives and similar repositories for moosic-yosys-plugin
Users that are interested in moosic-yosys-plugin are comparing it to the libraries listed below
Sorting:
- Characterizer☆30Updated 3 weeks ago
- ☆14Updated 3 months ago
- ☆32Updated 7 months ago
- SystemVerilog Linter based on pyslang☆31Updated 3 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated last week
- SpiceBind – spice inside HDL simulator☆53Updated 2 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆42Updated 5 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- Parasitic capacitance analysis of foundry metal stackups☆15Updated 3 months ago
- A configurable SRAM generator☆53Updated last week
- Open Source Verification Bundle for VHDL and System Verilog☆45Updated last year
- Convert an image to a GDS format for inclusion in a zerotoasic project☆15Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆18Updated last month
- An automatic clock gating utility☆50Updated 4 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆38Updated 3 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆16Updated last week
- Open-source PDK version manager☆22Updated 2 weeks ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆16Updated last year
- LunaPnR is a place and router for integrated circuits☆47Updated last month
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆11Updated last week
- USB virtual model in C++ for Verilog☆31Updated 10 months ago
- Cross EDA Abstraction and Automation☆39Updated last month
- ☆49Updated 5 months ago
- Bitstream Fault Analysis Tool☆14Updated 2 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 7 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Python script to transform a VCD file to wavedrom format☆78Updated 3 years ago