Alternatives and similar repositories for moosic-yosys-plugin

Users that are interested in moosic-yosys-plugin are comparing it to the libraries listed below

• pulp-platform / svase
  ☆31Updated 4 months ago
• pulp-platform / artistic
  An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders
  ☆14Updated 3 weeks ago
• snishizawa / libretto
  Characterizer
  ☆22Updated last week
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆47Updated last month
• PeterMonsson / sv_waveterm
  ☆10Updated last year
• antmicro / topwrap
  A Python package for generating HDL wrappers and top modules for HDL sources
  ☆32Updated last week
• AsFigo / pyslint
  SystemVerilog Linter based on pyslang
  ☆30Updated last week
• mattvenn / multi_project_tools
  tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles
  ☆35Updated 2 years ago
• christoph-weiser / mpw6
  submission repository for efabless mpw6 shuttle
  ☆30Updated last year
• rahulk29 / sram22
  A configurable SRAM generator
  ☆48Updated 4 months ago
• mattvenn / openlane_summary
  ☆22Updated last year
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• stineje / sky130RHBDlib
  Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130
  ☆6Updated 2 weeks ago
• dh73 / A_Formal_Tale_Chapter_I_AMBA
  AXI Formal Verification IP
  ☆20Updated 4 years ago
• diadatp / sky130_rf_tools
  Guides and templates for using open source RF design tools with the SkyWater SKY130 process.
  ☆19Updated 4 years ago
• pulp-platform / cheshire-ihp130-o
  ☆40Updated last month
• iic-jku / SKY130_SAR-ADC1
  Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license
  ☆40Updated 2 months ago
• mortbopet / NetCracker
  NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…
  ☆17Updated 4 years ago
• pezy-computing / pzbcm
  Basic Common Modules
  ☆37Updated 5 months ago
• YosysHQ-GmbH / SVA-AXI4-FVIP
  YosysHQ SVA AXI Properties
  ☆39Updated 2 years ago
• fvutils / pyhdl-if
  Python interface for cross-calling with HDL
  ☆32Updated this week
• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆25Updated 2 years ago
• westonb / sky130-analog
  Analog and power building blocks for sky130 pdk
  ☆20Updated 4 years ago
• SymbiFlow / sphinx-verilog-domain
  Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.
  ☆23Updated 4 years ago
• FPGA-Research / FABulator
  Fabric generator and CAD tools graphical frontend
  ☆12Updated last year
• olofk / fusesocotb
  Quick'n'dirty FuseSoC+cocotb example
  ☆18Updated 5 months ago
• asinghani / sky130-chip-vis
  Gate-level visualization generator for SKY130-based chip designs.
  ☆19Updated 3 years ago
• efabless / caravel_board
  ☆35Updated 6 months ago
• Intuity / forastero
  Making cocotb testbenches that bit easier
  ☆29Updated last month
• semify-eda / fstdumper
  Verilog VPI module to dump FST (Fast Signal Trace) databases
  ☆16Updated last year