Coloquinte / moosic-yosys-plugin
Yosys plugin for logic locking and supply-chain security
☆22Updated 2 weeks ago
Alternatives and similar repositories for moosic-yosys-plugin:
Users that are interested in moosic-yosys-plugin are comparing it to the libraries listed below
- Characterizer☆22Updated 8 months ago
- ☆31Updated 3 months ago
- An automatic clock gating utility☆47Updated last week
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆14Updated this week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- ☆36Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- A configurable SRAM generator☆47Updated 3 months ago
- ☆35Updated 3 weeks ago
- Making cocotb testbenches that bit easier☆29Updated 3 weeks ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆5Updated this week
- A padring generator for ASICs☆25Updated last year
- Fabric generator and CAD tools graphical frontend☆12Updated last year
- ☆33Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last month
- SystemVerilog frontend for Yosys☆91Updated last week
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated last year
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆39Updated last month
- A command-line tool for displaying vcd waveforms.☆53Updated last year
- Open Source PHY v2☆27Updated last year
- Open source RTL simulation acceleration on commodity hardware☆25Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆27Updated last week
- ☆21Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- ☆9Updated last year
- ☆12Updated 2 years ago