Coloquinte / moosic-yosys-pluginLinks
Yosys plugin for logic locking and supply-chain security
☆23Updated 9 months ago
Alternatives and similar repositories for moosic-yosys-plugin
Users that are interested in moosic-yosys-plugin are comparing it to the libraries listed below
Sorting:
- Characterizer☆30Updated last month
- ☆14Updated 7 months ago
- An automatic clock gating utility☆51Updated 8 months ago
- SystemVerilog Linter based on pyslang☆31Updated 8 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆49Updated 9 months ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆21Updated 2 weeks ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆52Updated last week
- SpiceBind – spice inside HDL simulator☆56Updated 6 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆17Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆26Updated 4 months ago
- UART cocotb module☆11Updated 4 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆19Updated 2 years ago
- Analog and power building blocks for sky130 pdk☆21Updated 4 years ago
- A configurable SRAM generator☆56Updated 4 months ago
- ☆38Updated 3 years ago
- ☆33Updated 11 months ago
- ☆10Updated 2 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆12Updated 2 weeks ago
- Prefix tree adder space exploration library☆56Updated last year
- ☆27Updated 3 weeks ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆13Updated this week
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 11 months ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆33Updated last month
- Quick'n'dirty FuseSoC+cocotb example☆19Updated last year
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆52Updated this week
- Parasitic capacitance analysis of foundry metal stackups☆15Updated 8 months ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Updated last year