Yosys plugin for logic locking and supply-chain security
☆23Apr 5, 2025Updated 11 months ago
Alternatives and similar repositories for moosic-yosys-plugin
Users that are interested in moosic-yosys-plugin are comparing it to the libraries listed below
Sorting:
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆15Jan 5, 2026Updated 2 months ago
- Alliance VLSI CAD Tools (LIP6)☆20Dec 11, 2025Updated 3 months ago
- Logic circuit analysis and optimization☆46Feb 2, 2026Updated last month
- Coriolis VLSI EDA Tool (LIP6)☆81Jan 25, 2026Updated last month
- ☆59Jul 11, 2025Updated 8 months ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated last month
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 7 months ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Mar 15, 2026Updated last week
- ☆11Nov 17, 2025Updated 4 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆34Dec 25, 2025Updated 2 months ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 4 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆19Jun 16, 2022Updated 3 years ago
- SMT Attack☆23Mar 5, 2021Updated 5 years ago
- VLSI placement and routing tool☆15Dec 20, 2025Updated 3 months ago
- ☆33Jan 7, 2025Updated last year
- ☆16Jan 25, 2026Updated last month
- Characterizer☆32Nov 19, 2025Updated 4 months ago
- ☆13Mar 11, 2026Updated last week
- SystemVerilog file list pruner☆17Mar 2, 2026Updated 2 weeks ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆14Jan 15, 2024Updated 2 years ago
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 4 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Nov 10, 2025Updated 4 months ago
- ☆17Aug 16, 2023Updated 2 years ago
- Nix derivations for EDA tools☆12Nov 19, 2025Updated 4 months ago
- Filelist generator☆20Mar 3, 2026Updated 2 weeks ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- ☆19Feb 12, 2026Updated last month
- FPGA synthesis tool powered by program synthesis☆55Dec 15, 2025Updated 3 months ago
- Handle Fast Signal Traces (fst) in Python☆14Jun 11, 2025Updated 9 months ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- Parasitic capacitance analysis of foundry metal stackups☆17Jan 12, 2026Updated 2 months ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- ☆95Oct 13, 2025Updated 5 months ago
- Scalable Interface for RISC-V ISA Extensions☆23Updated this week
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆23Jan 6, 2026Updated 2 months ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- [CVPR 2023] "TrojViT: Trojan Insertion in Vision Transformers" by Mengxin Zheng, Qian Lou, Lei Jiang☆14Jan 5, 2024Updated 2 years ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆59Aug 23, 2020Updated 5 years ago