Yosys plugin for logic locking and supply-chain security
☆24Apr 5, 2025Updated last year
Alternatives and similar repositories for moosic-yosys-plugin
Users that are interested in moosic-yosys-plugin are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆17Jul 6, 2026Updated last month
- Alliance VLSI CAD Tools (LIP6)☆23Dec 11, 2025Updated 7 months ago
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 6 months ago
- Coriolis VLSI EDA Tool (LIP6)☆91Updated this week
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 5 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated last year
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- ☆63Jul 11, 2025Updated last year
- SystemVerilog file list pruner☆18Aug 2, 2026Updated last week
- ☆11Nov 17, 2025Updated 8 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆19Jun 16, 2022Updated 4 years ago
- SMT Attack☆23Mar 5, 2021Updated 5 years ago
- ☆37Updated this week
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- VLSI placement and routing tool☆15Dec 20, 2025Updated 7 months ago
- A novel Design-for-Test flow using LibreLane☆45May 9, 2026Updated 3 months ago
- ☆16Jan 25, 2026Updated 6 months ago
- ☆37Jul 23, 2026Updated 2 weeks ago
- ☆33Jan 7, 2025Updated last year
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆15Jan 15, 2024Updated 2 years ago
- Characterizer☆39Jun 26, 2026Updated last month
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆42Aug 1, 2026Updated last week
- ☆13Jun 21, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Netlist API (and more) for EDA flow development☆157Updated this week
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 5 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆172Nov 10, 2025Updated 9 months ago
- Nix derivations for EDA tools☆12Nov 19, 2025Updated 8 months ago
- An open-source HDL register code generator fast enough to run in real time.☆91Jul 27, 2026Updated 2 weeks ago
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- FPGA synthesis tool powered by program synthesis☆56Dec 15, 2025Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆99Jul 22, 2026Updated 2 weeks ago
- [CVPR 2023] "TrojViT: Trojan Insertion in Vision Transformers" by Mengxin Zheng, Qian Lou, Lei Jiang☆15Jan 5, 2024Updated 2 years ago
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆37Jun 9, 2026Updated 2 months ago
- Project Peppercorn GateMate Test Cases☆17Feb 25, 2026Updated 5 months ago
- ☆65Mar 31, 2025Updated last year