Coloquinte / moosic-yosys-pluginLinks
Yosys plugin for logic locking and supply-chain security
☆22Updated 5 months ago
Alternatives and similar repositories for moosic-yosys-plugin
Users that are interested in moosic-yosys-plugin are comparing it to the libraries listed below
Sorting:
- Characterizer☆30Updated last month
- ☆14Updated 3 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆44Updated 6 months ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆10Updated 3 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆15Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆32Updated 8 months ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆18Updated last month
- Parasitic capacitance analysis of foundry metal stackups☆15Updated 4 months ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes... now for the first time in opensour…☆16Updated 2 weeks ago
- ☆38Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A configurable SRAM generator☆54Updated last month
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated 2 weeks ago
- An automatic clock gating utility☆50Updated 5 months ago
- SystemVerilog Linter based on pyslang☆31Updated 4 months ago
- SpiceBind – spice inside HDL simulator☆54Updated 2 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆11Updated this week
- LunaPnR is a place and router for integrated circuits☆47Updated last month
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- Open-source PDK version manager☆22Updated 2 weeks ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆26Updated 2 months ago
- ☆12Updated 3 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆16Updated 2 years ago
- ☆23Updated 2 weeks ago
- ☆52Updated 5 months ago
- A padring generator for ASICs☆25Updated 2 years ago