Yosys plugin for logic locking and supply-chain security
☆25Apr 5, 2025Updated last year
Alternatives and similar repositories for moosic-yosys-plugin
Users that are interested in moosic-yosys-plugin are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆17Aug 28, 2026Updated 3 weeks ago
- Alliance VLSI CAD Tools (LIP6)☆24Aug 28, 2026Updated 3 weeks ago
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 7 months ago
- Coriolis VLSI EDA Tool (LIP6)☆93Aug 28, 2026Updated 3 weeks ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 7 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Fabric generator and CAD tools graphical frontend☆19Aug 5, 2025Updated last year
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- ☆65Jul 11, 2025Updated last year
- SystemVerilog file list pruner☆19Updated this week
- ☆11Nov 17, 2025Updated 10 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆19Jun 16, 2022Updated 4 years ago
- SMT Attack☆23Mar 5, 2021Updated 5 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 5 months ago
- ☆42Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- VLSI placement and routing tool☆16Dec 20, 2025Updated 8 months ago
- A novel Design-for-Test flow using LibreLane☆46May 9, 2026Updated 4 months ago
- ☆16Jan 25, 2026Updated 7 months ago
- ☆39Sep 10, 2026Updated last week
- ☆33Jan 7, 2025Updated last year
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆15Jan 15, 2024Updated 2 years ago
- Characterizer☆39Aug 26, 2026Updated 3 weeks ago
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆44Sep 10, 2026Updated last week
- ☆14Jun 21, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Netlist API (and more) for EDA flow development☆162Updated this week
- RTLMeter benchmark suite☆33Updated this week
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 5 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆175Nov 10, 2025Updated 10 months ago
- Nix derivations for EDA tools☆12Nov 19, 2025Updated 10 months ago
- ☆17Aug 16, 2023Updated 3 years ago
- An open-source HDL register code generator fast enough to run in real time.☆91Aug 10, 2026Updated last month
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆10Nov 2, 2023Updated 2 years ago
- FPGA synthesis tool powered by program synthesis☆56Dec 15, 2025Updated 9 months ago
- ☆101Jul 22, 2026Updated last month
- [CVPR 2023] "TrojViT: Trojan Insertion in Vision Transformers" by Mengxin Zheng, Qian Lou, Lei Jiang☆15Jan 5, 2024Updated 2 years ago
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆37Jun 9, 2026Updated 3 months ago