Yosys plugin for logic locking and supply-chain security
☆24Apr 5, 2025Updated last year
Alternatives and similar repositories for moosic-yosys-plugin
Users that are interested in moosic-yosys-plugin are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆17Jul 6, 2026Updated 2 weeks ago
- Alliance VLSI CAD Tools (LIP6)☆23Dec 11, 2025Updated 7 months ago
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 5 months ago
- Coriolis VLSI EDA Tool (LIP6)☆89Updated this week
- ☆63Jul 11, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 5 months ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 11 months ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆25Updated this week
- Netlist API (and more) for EDA flow development☆149Updated this week
- ☆11Nov 17, 2025Updated 8 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆19Jun 16, 2022Updated 4 years ago
- SMT Attack☆23Mar 5, 2021Updated 5 years ago
- ☆36Jul 13, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 3 months ago
- VLSI placement and routing tool☆16Dec 20, 2025Updated 7 months ago
- [WIP] Open-source DFT flow☆40May 9, 2026Updated 2 months ago
- Project Peppercorn GateMate Test Cases☆17Feb 25, 2026Updated 4 months ago
- ☆16Jan 25, 2026Updated 5 months ago
- ☆33Jan 7, 2025Updated last year
- ☆37Updated this week
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆15Jan 15, 2024Updated 2 years ago
- Characterizer☆38Jun 26, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆13Jun 21, 2026Updated last month
- RTLMeter benchmark suite☆31Jul 10, 2026Updated last week
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 5 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆172Nov 10, 2025Updated 8 months ago
- ☆17Aug 16, 2023Updated 2 years ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 4 months ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆10Nov 2, 2023Updated 2 years ago
- Parasitic capacitance analysis of foundry metal stackups☆21Jan 12, 2026Updated 6 months ago
- FPGA synthesis tool powered by program synthesis☆56Dec 15, 2025Updated 7 months ago
- ☆99May 20, 2026Updated 2 months ago
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- [CVPR 2023] "TrojViT: Trojan Insertion in Vision Transformers" by Mengxin Zheng, Qian Lou, Lei Jiang☆15Jan 5, 2024Updated 2 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago