openecos-projects / icsprout55-pdkLinks
55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.
☆155Updated 3 weeks ago
Alternatives and similar repositories for icsprout55-pdk
Users that are interested in icsprout55-pdk are comparing it to the libraries listed below
Sorting:
- Open source process design kit for 28nm open process☆71Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- Introductory course into static timing analysis (STA).☆99Updated 6 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 3 years ago
- ☆41Updated 3 years ago
- A configurable SRAM generator☆57Updated 5 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆52Updated 5 years ago
- ☆33Updated last year
- sram/rram/mram.. compiler☆44Updated 2 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆22Updated 2 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated last month
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago
- ☆58Updated 9 months ago
- Home of the open-source EDA course.☆52Updated 7 months ago
- SystemVerilog RTL Linter for YoSys☆23Updated last year
- ☆98Updated this week
- Library of open source Process Design Kits (PDKs)☆64Updated last week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆55Updated 3 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated last week
- Making cocotb testbenches that bit easier☆36Updated 2 months ago
- This is a tutorial on standard digital design flow☆83Updated 4 years ago
- SRAM☆22Updated 5 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆54Updated 4 years ago
- ideas and eda software for vlsi design☆51Updated last week
- An automatic clock gating utility☆51Updated 9 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆163Updated 2 months ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆51Updated 5 years ago