55nm CMOS Open Source PDK for Digital, Analog, and Mixed-Signal Circuit Design. It supports an open-source RTL2GDS workflow for education, research, and silicon prototyping.
☆328Oct 30, 2026Updated this week
Alternatives and similar repositories for icsprout55-pdk
Users that are interested in icsprout55-pdk are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆869Updated this week
- An RTL-to-Chip Silicon Design Solution.☆80Updated this week
- A Customized ASIC framework for Retro Stuff☆37Updated this week
- Open-Hardware implementation of the icsprout55-pdk☆18Oct 10, 2026Updated 3 weeks ago
- Custom IC Design Platform☆124Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- PDK for 2nm Technology Node☆165Oct 23, 2026Updated last week
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆69Mar 13, 2025Updated last year
- Open-source PDK version manager☆69Oct 21, 2026Updated last week
- A fast, open-source DRC (Design Rule Check) engine for GDSII layouts.☆62Updated this week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆1,164Updated this week
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆31Oct 13, 2026Updated 3 weeks ago
- Open source process design kit for 28nm open process☆100Apr 23, 2024Updated 2 years ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆315Updated this week
- ☆42Oct 16, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Chip Design Automation Solution with Open Source EDA Tools.☆33Updated this week
- Characterizer☆40Aug 26, 2026Updated 2 months ago
- Digital logic benchmark suite☆95Oct 27, 2026Updated last week
- Open-source EDA framework for RTL elaboration, netlist analysis, and transformation, with C++ and Python APIs☆169Updated this week
- ☆173Updated this week
- A tool to compile your RTL files into GDSII layouts.☆12Sep 9, 2025Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆294Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆367Oct 22, 2025Updated last year
- A library of open PDK packages☆141Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An open-source static random access memory (SRAM) compiler.☆1,171Updated this week
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆91Oct 21, 2026Updated 2 weeks ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆381Dec 2, 2025Updated 11 months ago
- IHP SG13CMOS5L PDK☆19Sep 23, 2026Updated last month
- ☆50Oct 27, 2026Updated last week
- ☆68Mar 31, 2025Updated last year
- ☆22Oct 20, 2026Updated 2 weeks ago
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆77Sep 22, 2026Updated last month
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆112Aug 31, 2026Updated 2 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Standard Cell Library based Memory Compiler using FF/Latch cells☆176Nov 10, 2025Updated 11 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆463Updated this week
- ASIC implementation flow infrastructure, successor to OpenLane☆616Updated this week
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 6 months ago
- ☆65Jul 11, 2025Updated last year
- Modular hardware build system☆1,239Updated this week