55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.
☆182Feb 28, 2026Updated 3 weeks ago
Alternatives and similar repositories for icsprout55-pdk
Users that are interested in icsprout55-pdk are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆85Jan 28, 2026Updated last month
- The official website of One Student One Chip project.☆11Feb 5, 2026Updated last month
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆223Mar 19, 2026Updated last week
- Reinforcement learning assisted analog layout design flow.☆27Jun 17, 2024Updated last year
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 4 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 7 months ago
- ☆36Jul 22, 2025Updated 8 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆51Updated this week
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 7 months ago
- ☆18Dec 27, 2024Updated last year
- Open source process design kit for 28nm open process☆72Apr 23, 2024Updated last year
- An open source PDK using TIGFET 10nm devices.☆57Dec 19, 2022Updated 3 years ago
- SystemVerilog frontend for Yosys☆210Mar 19, 2026Updated last week
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆23Jan 6, 2026Updated 2 months ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆33Jan 7, 2025Updated last year
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆61Feb 28, 2026Updated 3 weeks ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 11 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆55Nov 16, 2023Updated 2 years ago
- An automatic clock gating utility☆52Apr 15, 2025Updated 11 months ago
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year
- ☆59Jul 11, 2025Updated 8 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆216Mar 19, 2026Updated last week
- A reliable, real-time subsystem for the Carfield SoC☆20Dec 2, 2025Updated 3 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Interchange formats for chip design.☆38Feb 15, 2026Updated last month
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆54Mar 13, 2025Updated last year
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆14Mar 16, 2026Updated last week
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Dec 5, 2023Updated 2 years ago
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆37Jan 18, 2022Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- sram/rram/mram.. compiler☆48Sep 11, 2023Updated 2 years ago
- SpiceBind – spice inside HDL simulator☆57Jun 30, 2025Updated 8 months ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated last month
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆26Jan 2, 2025Updated last year
- ☆44Jan 26, 2020Updated 6 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- ☆125Feb 17, 2026Updated last month
- ☆11Dec 23, 2025Updated 3 months ago
- Filelist generator☆20Updated this week