55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.
☆194Apr 9, 2026Updated this week
Alternatives and similar repositories for icsprout55-pdk
Users that are interested in icsprout55-pdk are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆89Updated this week
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated last year
- The official website of One Student One Chip project.☆12Feb 5, 2026Updated 2 months ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆241Updated this week
- Reinforcement learning assisted analog layout design flow.☆27Jun 17, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 5 months ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 8 months ago
- ☆37Jul 22, 2025Updated 8 months ago
- Open source process design kit for 28nm open process☆77Apr 23, 2024Updated last year
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆52Mar 31, 2026Updated 2 weeks ago
- Characterizer☆32Nov 19, 2025Updated 4 months ago
- An automatic clock gating utility☆52Apr 15, 2025Updated last year
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 8 months ago
- ☆60Jul 11, 2025Updated 9 months ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆20Dec 27, 2024Updated last year
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆15Mar 16, 2026Updated 3 weeks ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆57Mar 13, 2025Updated last year
- An open source PDK using TIGFET 10nm devices.☆57Dec 19, 2022Updated 3 years ago
- SystemVerilog frontend for Yosys☆212Apr 2, 2026Updated last week
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆24Jan 6, 2026Updated 3 months ago
- ☆33Jan 7, 2025Updated last year
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 2 months ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆64Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆56Nov 16, 2023Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Sep 20, 2023Updated 2 years ago
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆220Mar 25, 2026Updated 3 weeks ago
- A reliable, real-time subsystem for the Carfield SoC☆20Dec 2, 2025Updated 4 months ago
- Interchange formats for chip design.☆38Feb 15, 2026Updated 2 months ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Dec 5, 2023Updated 2 years ago
- SAR ADC on tiny tapeout☆50Jan 29, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆37Jan 18, 2022Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- sram/rram/mram.. compiler☆49Sep 11, 2023Updated 2 years ago
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated 9 months ago
- A configurable SRAM generator☆61Mar 4, 2026Updated last month
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆26Jan 2, 2025Updated last year