openecos-projects / icsprout55-pdkView external linksLinks
55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.
☆167Dec 29, 2025Updated last month
Alternatives and similar repositories for icsprout55-pdk
Users that are interested in icsprout55-pdk are comparing it to the libraries listed below
Sorting:
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆80Jan 28, 2026Updated 2 weeks ago
- The official website of One Student One Chip project.☆11Feb 5, 2026Updated last week
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆35Nov 6, 2025Updated 3 months ago
- ☆36Jul 22, 2025Updated 6 months ago
- Fabric generator and CAD tools.☆217Updated this week
- Fabric generator and CAD tools graphical frontend☆17Aug 5, 2025Updated 6 months ago
- Open source process design kit for 28nm open process☆72Apr 23, 2024Updated last year
- ☆14Dec 27, 2024Updated last year
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year
- ☆11Dec 23, 2025Updated last month
- Files and documentation for Pico-Dirty-Blaster Workshop☆20Jun 21, 2025Updated 7 months ago
- SystemVerilog frontend for Yosys☆196Feb 6, 2026Updated last week
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆24Jan 2, 2025Updated last year
- ☆33Jan 7, 2025Updated last year
- ☆15Dec 17, 2025Updated last month
- An open source PDK using TIGFET 10nm devices.☆56Dec 19, 2022Updated 3 years ago
- Parametrized RTL benchmark suite☆23Feb 6, 2026Updated last week
- gdsfactory implementation of LXT PDK.☆16Jan 16, 2026Updated 3 weeks ago
- Interchange formats for chip design.☆36Feb 3, 2026Updated last week
- SpiceBind – spice inside HDL simulator☆56Jun 30, 2025Updated 7 months ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆13Feb 6, 2026Updated last week
- ☆59Jul 11, 2025Updated 7 months ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆56Nov 16, 2023Updated 2 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- Filelist generator☆20Feb 3, 2026Updated last week
- ☆18Oct 6, 2025Updated 4 months ago
- Reinforcement learning assisted analog layout design flow.☆26Jun 17, 2024Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆55Updated this week
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Mar 13, 2025Updated 11 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated this week
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Sep 29, 2024Updated last year
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆36Jan 18, 2022Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆203Feb 5, 2026Updated last week
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago