55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.
β227May 22, 2026Updated last month
Alternatives and similar repositories for icsprout55-pdk
Users that are interested in icsprout55-pdk are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain ποΈβ276Updated this week
- Yosys plugin for logic locking and supply-chain securityβ24Apr 5, 2025Updated last year
- Greyhound on IHP SG13G2 0.13 ΞΌm BiCMOS processβ106Jun 27, 2026Updated last week
- The official website of One Student One Chip project.β12Feb 5, 2026Updated 5 months ago
- Reinforcement learning assisted analog layout design flow.β29Jun 17, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer β’ AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation debβ¦β39Nov 6, 2025Updated 7 months ago
- Fabric generator and CAD tools graphical frontendβ18Aug 5, 2025Updated 11 months ago
- β40Jul 22, 2025Updated 11 months ago
- Open source process design kit for 28nm open processβ84Apr 23, 2024Updated 2 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inferenceβ57Jun 23, 2026Updated last week
- Characterizerβ37Jun 26, 2026Updated last week
- A compact, configurable RISC-V coreβ13Jul 31, 2025Updated 11 months ago
- β61Jul 11, 2025Updated 11 months ago
- β22Dec 27, 2024Updated last year
- Proton VPN Special Offer - Get 70% off β’ AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- An automatic clock gating utilityβ53Apr 15, 2025Updated last year
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130β18Jun 25, 2026Updated last week
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 licenseβ62Mar 13, 2025Updated last year
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Rendersβ28Jan 6, 2026Updated 5 months ago
- SystemVerilog frontend for Yosysβ233Updated this week
- An open source PDK using TIGFET 10nm devices.β59Dec 19, 2022Updated 3 years ago
- β33Jan 7, 2025Updated last year
- LunaPnR is a place and router for integrated circuitsβ48Feb 11, 2026Updated 4 months ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensourceβ¦β79Jun 24, 2026Updated last week
- End-to-end encrypted cloud storage - Proton Drive β’ AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32β58Nov 16, 2023Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.β123Sep 20, 2023Updated 2 years ago
- nscscc2024οΌHPUζ²³εηε·₯倧ε¦εθ΅δ½εοΌδΈ€δ»ͺε€ηε¨β12Aug 24, 2024Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDLβ35Oct 15, 2024Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.β244May 12, 2026Updated last month
- A reliable, real-time subsystem for the Carfield SoCβ20Dec 2, 2025Updated 7 months ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.β19Dec 5, 2023Updated 2 years ago
- Interchange formats for chip design.β39Feb 15, 2026Updated 4 months ago
- SAR ADC on tiny tapeoutβ53Jan 29, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer β’ AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Libraryβ38Jan 18, 2022Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosysβ51Oct 27, 2015Updated 10 years ago
- sram/rram/mram.. compilerβ54Sep 11, 2023Updated 2 years ago
- SpiceBind β spice inside HDL simulatorβ58Jun 30, 2025Updated last year
- A configurable SRAM generatorβ65Jun 28, 2026Updated last week
- Learn, share and collaborate on ASIC design using open tools and technologiesβ12Dec 27, 2020Updated 5 years ago
- Mirror of https://gitee.com/loongson-edu/open-la500.gitβ27Jan 2, 2025Updated last year