openecos-projects / icsprout55-pdkLinks
55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.
☆114Updated last week
Alternatives and similar repositories for icsprout55-pdk
Users that are interested in icsprout55-pdk are comparing it to the libraries listed below
Sorting:
- ☆43Updated 3 years ago
- Open source process design kit for 28nm open process☆67Updated last year
- ☆33Updated 10 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Home of the open-source EDA course.☆49Updated 5 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated last week
- SRAM☆22Updated 5 years ago
- sram/rram/mram.. compiler☆42Updated 2 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆19Updated 3 months ago
- A configurable SRAM generator☆57Updated 3 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 2 years ago
- Introductory course into static timing analysis (STA).☆99Updated 4 months ago
- Making cocotb testbenches that bit easier☆36Updated 3 weeks ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆92Updated last year
- ☆58Updated 7 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 2 years ago
- An automatic clock gating utility☆51Updated 7 months ago
- Open source RTL simulation acceleration on commodity hardware☆32Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- SystemVerilog RTL Linter for YoSys☆21Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Updated 4 years ago
- Fabric generator and CAD tools graphical frontend☆17Updated 3 months ago
- ☆31Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆39Updated last week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated 11 months ago
- ☆84Updated 3 years ago