iic-jku / IIC-OSIC-TOOLSLinks
IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively supported.
☆624Updated last week
Alternatives and similar repositories for IIC-OSIC-TOOLS
Users that are interested in IIC-OSIC-TOOLS are comparing it to the libraries listed below
Sorting:
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆580Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆346Updated last week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆287Updated last month
- Magic VLSI Layout Tool☆557Updated this week
- ☆337Updated 2 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆397Updated this week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆410Updated 2 years ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆306Updated 5 months ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆468Updated this week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆343Updated 5 months ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆162Updated last week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆186Updated 2 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆263Updated 2 months ago
- This repo provide an index of VLSI content creators and their materials☆154Updated 11 months ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆133Updated last week
- 100 Days of RTL☆386Updated 11 months ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆367Updated 3 weeks ago
- An open-source static random access memory (SRAM) compiler.☆933Updated last month
- lowRISC Style Guides☆446Updated last month
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆628Updated last week
- Book repository "Analysis and Design of Elementary MOS Amplifier Stages"☆361Updated 11 months ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆155Updated last year
- The UVM written in Python☆445Updated 3 weeks ago
- Open Logic FPGA Standard Library☆724Updated this week
- Modular hardware build system☆1,060Updated this week
- An abstraction library for interfacing EDA tools☆705Updated 2 weeks ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆216Updated 9 months ago
- ☆308Updated last month
- https://caravel-user-project.readthedocs.io☆213Updated 5 months ago
- SystemVerilog to Verilog conversion☆655Updated last month