Self-contained RTL to GDS flow for simple chip designs
☆76Jul 7, 2026Updated 2 months ago
Alternatives and similar repositories for microlane
Users that are interested in microlane are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆24Updated this week
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 5 months ago
- Project template for wafer.space MPW runs using the gf180mcu PDK☆48Aug 12, 2026Updated last month
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 5 months ago
- A novel Design-for-Test flow using LibreLane☆47May 9, 2026Updated 4 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆39Sep 10, 2026Updated 2 weeks ago
- Blender GDSII Importer with PDK Support☆140Sep 3, 2026Updated 3 weeks ago
- A configurable SRAM generator☆69Updated this week
- A Risc-V SoC for Tiny Tapeout☆60Jul 12, 2026Updated 2 months ago
- Open Source Silicon Development Testing Unit using JTAG☆15Apr 25, 2026Updated 4 months ago
- Open-source PDK version manager☆65Updated this week
- Fabric generator and CAD tools graphical frontend☆19Aug 5, 2025Updated last year
- Digital Design Equivalence Checking☆111Updated this week
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆27Jul 30, 2026Updated last month
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆26Aug 12, 2026Updated last month
- RTLMeter benchmark suite☆33Updated this week
- Nix flake for more up-to-date versions of EDA tools☆34Updated this week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆110Aug 31, 2026Updated 3 weeks ago
- ☆65Jul 11, 2025Updated last year
- wafer.space GF180MCU Run 1☆41Updated this week
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 7 months ago
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆23Jun 19, 2026Updated 3 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆22Dec 27, 2024Updated last year
- ☆21Updated this week
- ASIC implementation flow infrastructure, successor to OpenLane☆555Updated this week
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 5 years ago
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- Convert an image to a GDS format for inclusion in a zerotoasic project☆19Jun 16, 2022Updated 4 years ago
- ☆67Mar 31, 2025Updated last year
- SystemVerilog design elaborator into word-level netlist form☆250Updated this week
- Parasitic Extraction for KLayout☆47Sep 17, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Agile Hardware Design Course☆29Updated this week
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 7 months ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Netlist API (and more) for EDA flow development☆163Updated this week
- TAIDL: Tensor Accelerator ISA Definition Language☆20Apr 28, 2026Updated 4 months ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- ☆23Aug 31, 2026Updated 3 weeks ago