Self-contained RTL to GDS flow for simple chip designs
☆73Jul 7, 2026Updated 2 weeks ago
Alternatives and similar repositories for microlane
Users that are interested in microlane are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 3 months ago
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 3 months ago
- Project template for wafer.space MPW runs using the gf180mcu PDK☆41Updated this week
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 3 months ago
- [WIP] Open-source DFT flow☆41May 9, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆37Updated this week
- Blender GDSII Importer with PDK Support☆134Jul 16, 2026Updated last week
- A configurable SRAM generator☆66Jun 28, 2026Updated 3 weeks ago
- A Risc-V SoC for Tiny Tapeout☆55Jul 12, 2026Updated last week
- Open Source Silicon Development Testing Unit using JTAG☆15Apr 25, 2026Updated 3 months ago
- Open-source PDK version manager☆56Jul 9, 2026Updated 2 weeks ago
- Digital Design Equivalence Checking☆80Updated this week
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 11 months ago
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆24Jun 25, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- HeiChips 2025 LibreLane Workshop☆16Aug 25, 2025Updated 11 months ago
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆17Updated this week
- RTLMeter benchmark suite☆31Updated this week
- Nix flake for more up-to-date versions of EDA tools☆31Updated this week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Jul 1, 2026Updated 3 weeks ago
- ☆63Jul 11, 2025Updated last year
- wafer.space GF180MCU Run 1☆37Apr 27, 2026Updated 2 months ago
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆22Jun 19, 2026Updated last month
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆22Dec 27, 2024Updated last year
- ASIC implementation flow infrastructure, successor to OpenLane☆489Updated this week
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- Agile Hardware Design Course☆15Nov 17, 2025Updated 8 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆19Jun 16, 2022Updated 4 years ago
- ☆64Mar 31, 2025Updated last year
- SystemVerilog design elaborator into word-level netlist form☆242Updated this week
- Parasitic Extraction for KLayout☆45Jul 1, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 5 months ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Netlist API (and more) for EDA flow development☆150Updated this week
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 2 months ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- ☆21Updated this week
- JAX-based SPICE simulator with OpenVAF Verilog-A support☆22Jul 6, 2026Updated 2 weeks ago