Self-contained RTL to GDS flow for simple chip designs
☆76Jul 7, 2026Updated 3 months ago
Alternatives and similar repositories for microlane
Users that are interested in microlane are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆26Oct 17, 2026Updated 2 weeks ago
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 6 months ago
- ☆42Oct 16, 2026Updated 2 weeks ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 6 months ago
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Project template for wafer.space MPW runs using the gf180mcu PDK☆60Oct 20, 2026Updated 2 weeks ago
- A configurable SRAM generator☆73Oct 20, 2026Updated 2 weeks ago
- IHP SG13CMOS5L PDK☆19Sep 23, 2026Updated last month
- Blender GDSII Importer with PDK Support☆141Oct 16, 2026Updated 2 weeks ago
- Open Source Silicon Development Testing Unit using JTAG☆15Apr 25, 2026Updated 6 months ago
- A Risc-V SoC for Tiny Tapeout☆61Oct 27, 2026Updated last week
- HeiChips 2026 LibreLane Workshop☆16Aug 7, 2026Updated 2 months ago
- Accelerator for MatmulFree LLM algorithm☆14Updated this week
- Custom Standard Cell Library for GF180MCU process node on open PDK.☆14Oct 11, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Nix flake for more up-to-date versions of EDA tools☆34Oct 27, 2026Updated last week
- Open-source PDK version manager☆69Oct 21, 2026Updated last week
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated 3 weeks ago
- Digital Design Equivalence Checking☆114Updated this week
- A reconfigurable logic circuit made of identical rotatable tiles.☆25Nov 15, 2021Updated 4 years ago
- A QSPI Pmod board designed in KiCad containing one Flash and two SPRAMs☆16Feb 21, 2026Updated 8 months ago
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆28Jul 30, 2026Updated 3 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆112Aug 31, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆23Sep 28, 2026Updated last month
- RTLMeter benchmark suite☆34Updated this week
- Open Source VLSI library characterizer☆10Jul 7, 2026Updated 3 months ago
- ☆65Jul 11, 2025Updated last year
- ☆22Dec 27, 2024Updated last year
- wafer.space GF180MCU Run 1☆42Oct 28, 2026Updated last week
- only display GPU☆10Mar 6, 2025Updated last year
- ASIC implementation flow infrastructure, successor to OpenLane☆621Updated this week
- ☆14Aug 17, 2026Updated 2 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Logic circuit analysis and optimization☆53Feb 2, 2026Updated 9 months ago
- Introduction to Chip Design☆14Oct 28, 2026Updated last week
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆24Updated this week
- Open-source EDA framework for RTL elaboration, netlist analysis, and transformation, with C++ and Python APIs☆169Updated this week
- A fast, open-source DRC (Design Rule Check) engine for GDSII layouts.☆62Updated this week
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 5 years ago
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated 2 years ago