Self-contained RTL to GDS flow for simple chip designs
☆76Jul 7, 2026Updated 3 months ago
Alternatives and similar repositories for microlane
Users that are interested in microlane are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆25Sep 21, 2026Updated 3 weeks ago
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 6 months ago
- Project template for wafer.space MPW runs using the gf180mcu PDK☆58Updated this week
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 6 months ago
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆40Sep 10, 2026Updated last month
- Blender GDSII Importer with PDK Support☆140Sep 29, 2026Updated 2 weeks ago
- A configurable SRAM generator☆72Updated this week
- A Risc-V SoC for Tiny Tapeout☆61Jul 12, 2026Updated 3 months ago
- Open Source Silicon Development Testing Unit using JTAG☆15Apr 25, 2026Updated 5 months ago
- Open-source PDK version manager☆67Oct 6, 2026Updated last week
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated last week
- Digital Design Equivalence Checking☆110Updated this week
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆28Jul 30, 2026Updated 2 months ago
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆27Aug 12, 2026Updated 2 months ago
- RTLMeter benchmark suite☆34Updated this week
- Nix flake for more up-to-date versions of EDA tools☆34Oct 6, 2026Updated last week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆111Aug 31, 2026Updated last month
- ☆65Jul 11, 2025Updated last year
- wafer.space GF180MCU Run 1☆42Oct 6, 2026Updated last week
- Logic circuit analysis and optimization☆53Feb 2, 2026Updated 8 months ago
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆24Jun 19, 2026Updated 3 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆22Dec 27, 2024Updated last year
- ☆21Sep 23, 2026Updated 3 weeks ago
- ASIC implementation flow infrastructure, successor to OpenLane☆581Updated this week
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 5 years ago
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- Convert an image to a GDS format for inclusion in a zerotoasic project☆19Jun 16, 2022Updated 4 years ago
- ☆68Mar 31, 2025Updated last year
- SystemVerilog design elaborator into word-level netlist form☆252Updated this week
- Parasitic Extraction for KLayout☆46Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Agile Hardware Design Course☆32Oct 5, 2026Updated last week
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 7 months ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 5 years ago
- Netlist API (and more) for EDA flow development☆165Updated this week
- TAIDL: Tensor Accelerator ISA Definition Language☆22Apr 28, 2026Updated 5 months ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- ☆23Sep 28, 2026Updated 2 weeks ago