fossi-foundation / cielLinks
Open-source PDK version manager
☆22Updated last week
Alternatives and similar repositories for ciel
Users that are interested in ciel are comparing it to the libraries listed below
Sorting:
- Characterizer☆30Updated last month
- PLL Designs on Skywater 130nm MPW☆21Updated last year
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆18Updated last month
- Parasitic capacitance analysis of foundry metal stackups☆15Updated 4 months ago
- Circuit Automatic Characterization Engine☆51Updated 7 months ago
- ☆32Updated 8 months ago
- Blocks & Bots: An Open Chip Playground augmented with LLMs. Please check: https://sscs.ieee.org/technical-committees/tc-ose/sscs-pico-des…☆66Updated this week
- SpiceBind – spice inside HDL simulator☆54Updated 2 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆44Updated 6 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- A set of rules and recommendations for analog and digital circuit designers.☆29Updated 10 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆37Updated last month
- Custom IC Design Platform☆29Updated this week
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆24Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆64Updated last week
- repository for a bandgap voltage reference in SKY130 technology☆40Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆84Updated 7 months ago
- ☆42Updated 3 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆58Updated 2 weeks ago
- An automatic clock gating utility☆50Updated 4 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆71Updated 5 months ago
- Reinforcement learning assisted analog layout design flow.☆29Updated last year
- ☆102Updated 3 weeks ago
- ☆52Updated 5 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆43Updated this week
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆23Updated last week
- SG13G2_ASIC-Design-Template☆12Updated last month
- IP Core Library - Published and maintained by the Open Source VHDL Group☆24Updated this week
- Fabric generator and CAD tools graphical frontend☆14Updated last month