Open-source PDK version manager
☆67Oct 6, 2026Updated last week
Alternatives and similar repositories for ciel
Users that are interested in ciel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆40Sep 10, 2026Updated last month
- Nix derivations for EDA tools☆12Nov 19, 2025Updated 10 months ago
- Custom IC Design Platform☆124Updated this week
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆31Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆65Jul 11, 2025Updated last year
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 8 months ago
- An innovative Verilog-A compiler - reloaded☆51Oct 6, 2026Updated last week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆111Aug 31, 2026Updated last month
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆45Aug 8, 2026Updated 2 months ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆25Sep 21, 2026Updated 3 weeks ago
- Open source designs developed with the IHP 130nm BiCMOS Open PDK in the FMD_QNC project. Documentation at https://ihp-open-designlib.read…☆77Jun 5, 2026Updated 4 months ago
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 3 months ago
- ☆169Aug 19, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- ☆43Aug 28, 2026Updated last month
- Interchange formats for chip design.☆40Feb 15, 2026Updated 7 months ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).☆294Updated this week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆1,123Updated this week
- Nix flake for more up-to-date versions of EDA tools☆34Oct 6, 2026Updated last week
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated last week
- Blender GDSII Importer with PDK Support☆140Sep 29, 2026Updated 2 weeks ago
- ASIC implementation flow infrastructure, successor to OpenLane☆579Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆75Sep 22, 2026Updated 3 weeks ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆848Updated this week
- Development repository for openEMS workflow for IHP SG13G2☆75Oct 4, 2026Updated last week
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆305Updated this week
- ☆68Mar 31, 2025Updated last year
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆28Jul 30, 2026Updated 2 months ago
- A python3 gm/ID starter kit☆99May 22, 2026Updated 4 months ago
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆27Aug 12, 2026Updated 2 months ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog file list pruner☆19Sep 14, 2026Updated 3 weeks ago
- Blocks & Bots: An Open Chip Playground augmented with LLMs. Please check: https://sscs.ieee.org/technical-committees/tc-ose/sscs-pico-des…☆87Sep 18, 2026Updated 3 weeks ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆82Updated this week
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- Characterizer☆39Aug 26, 2026Updated last month
- Skywaters 130nm Klayout PDK☆37Jan 29, 2025Updated last year
- Parasitic capacitance analysis of foundry metal stackups☆21Jan 12, 2026Updated 9 months ago