raiyyanfaisal09 / Router1X3_RTL_Design
- A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a register module that can hold data packets momentarily, to pass onto three different FIFO memories along with a Finite State Machine and a Synchronizer that can manipulate the internal signals to carry out the ne…
☆10Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for Router1X3_RTL_Design
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆12Updated 5 years ago
- Maven Silicon Project☆18Updated 6 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆10Updated 4 years ago
- UVM Testbench for synchronus fifo☆15Updated 4 years ago
- ☆16Updated 2 years ago
- To design test bench of the APB protocol☆15Updated 3 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆27Updated last year
- verification of simple axi-based cache☆17Updated 5 years ago
- Architectural design of data router in verilog☆27Updated 4 years ago
- ☆17Updated 9 years ago
- RTL code of some arbitration algorithm☆12Updated 5 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆19Updated 11 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago
- ☆21Updated 3 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆10Updated 3 years ago
- ☆16Updated 7 months ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- ☆9Updated 4 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆9Updated last year
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆20Updated 2 years ago
- An 8 input interrupt controller written in Verilog.☆25Updated 12 years ago
- AXI Interconnect☆46Updated 3 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆12Updated 2 years ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆16Updated 7 years ago
- Sample UVM code for axi ram dut☆28Updated 2 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- Verification IP for SPI protocol☆16Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆15Updated 8 months ago