raiyyanfaisal09 / Router1X3_RTL_DesignLinks
- A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a register module that can hold data packets momentarily, to pass onto three different FIFO memories along with a Finite State Machine and a Synchronizer that can manipulate the internal signals to carry out the ne…
☆10Updated 6 years ago
Alternatives and similar repositories for Router1X3_RTL_Design
Users that are interested in Router1X3_RTL_Design are comparing it to the libraries listed below
Sorting:
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆13Updated 6 years ago
- UVM Testbench for synchronus fifo☆17Updated 4 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- Maven Silicon Project☆17Updated 6 years ago
- System Verilog using Functional Verification☆12Updated last year
- ☆25Updated 4 years ago