raiyyanfaisal09 / Router1X3_RTL_DesignLinks

- A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a register module that can hold data packets momentarily, to pass onto three different FIFO memories along with a Finite State Machine and a Synchronizer that can manipulate the internal signals to carry out the ne…
10Updated 6 years ago

Alternatives and similar repositories for Router1X3_RTL_Design

Users that are interested in Router1X3_RTL_Design are comparing it to the libraries listed below

Sorting: