raiyyanfaisal09 / Router1X3_RTL_Design
- A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a register module that can hold data packets momentarily, to pass onto three different FIFO memories along with a Finite State Machine and a Synchronizer that can manipulate the internal signals to carry out the ne…
☆10Updated 5 years ago
Alternatives and similar repositories for Router1X3_RTL_Design:
Users that are interested in Router1X3_RTL_Design are comparing it to the libraries listed below
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆13Updated 6 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- UVM Testbench for synchronus fifo☆16Updated 4 years ago
- Maven Silicon Project☆17Updated 6 years ago
- System Verilog using Functional Verification☆10Updated last year
- ☆19Updated 2 years ago
- RTL code of some arbitration algorithm☆13Updated 5 years ago
- ☆16Updated last year
- Router 1 x 3 verilog implementation☆13Updated 3 years ago
- ☆17Updated 10 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆31Updated 2 years ago
- ☆12Updated 9 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆13Updated 3 years ago
- ☆25Updated 3 years ago
- Architectural design of data router in verilog☆29Updated 5 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 2 years ago
- A complete UVM TB for verification of single port 64KB RAM☆15Updated 4 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆20Updated 2 months ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆25Updated last year
- verification of simple axi-based cache☆18Updated 5 years ago
- DDR3 function verification environment in UVM☆24Updated 7 years ago
- Verification IP for SPI protocol☆17Updated 4 years ago
- Design and UVM-TB of RISC -V Microprocessor☆17Updated 9 months ago
- AXI Interconnect☆47Updated 3 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago