epfl-vlsc / parendiLinks
Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU
☆22Updated last year
Alternatives and similar repositories for parendi
Users that are interested in parendi are comparing it to the libraries listed below
Sorting:
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated 11 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- ☆41Updated 4 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 2 weeks ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆26Updated 4 months ago
- Lab assignments for the Agile Hardware Design course☆14Updated last week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆29Updated 2 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 6 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- ☆14Updated 2 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- ☆14Updated 2 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- ☆20Updated this week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated 2 weeks ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 3 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 5 months ago
- ☆30Updated 2 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆110Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- Open source RTL simulation acceleration on commodity hardware☆27Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆39Updated 4 months ago
- ☆15Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Papers, Posters, Presentations, Documentation...☆18Updated last year