epfl-vlsc / parendiLinks
Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU
☆24Updated last year
Alternatives and similar repositories for parendi
Users that are interested in parendi are comparing it to the libraries listed below
Sorting:
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆23Updated last year
- ☆49Updated 9 months ago
- ☆17Updated 7 months ago
- Lab assignments for the Agile Hardware Design course☆17Updated 5 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- A Heterogeneous GPU Platform for Chipyard SoC☆37Updated this week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆43Updated 5 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆32Updated 9 months ago
- ☆18Updated 4 months ago
- ☆22Updated last week
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆28Updated 2 months ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆16Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆44Updated 10 months ago
- RISC-V SST CPU Component☆24Updated last month
- ☆36Updated 7 months ago
- ☆105Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆78Updated last month
- A hardware synthesis framework with multi-level paradigm☆41Updated 10 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆30Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- ☆18Updated last month
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆29Updated last month
- ☆32Updated last year