Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU
☆31Nov 26, 2025Updated 10 months ago
Alternatives and similar repositories for parendi
Users that are interested in parendi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆20Oct 2, 2026Updated 2 weeks ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- ☆52Jan 16, 2025Updated last year
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated 2 months ago
- ☆18Mar 11, 2026Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆15Apr 28, 2026Updated 5 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆24Jun 30, 2024Updated 2 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆38Dec 14, 2021Updated 4 years ago
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- Our repository for NSCSCC☆21Feb 22, 2025Updated last year
- ☆17Jan 5, 2022Updated 4 years ago
- (System)Verilog to Chisel translator☆123May 20, 2022Updated 4 years ago
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆40Oct 8, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verified graph rewriting (for dataflow circuits).☆29Oct 4, 2026Updated last week
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- PipeProof☆11Dec 18, 2019Updated 6 years ago
- A core language for rule-based hardware design 🦑☆189Dec 10, 2025Updated 10 months ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- ☆86Updated this week
- ☆14Jun 22, 2017Updated 9 years ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆37Feb 20, 2024Updated 2 years ago
- Mirror of tachyon-da cvc Verilog simulator☆58Mar 16, 2026Updated 7 months ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆69Updated this week
- ☆21Oct 28, 2024Updated last year
- ☆10Jan 15, 2023Updated 3 years ago
- Repo for Performance Interfaces for Hardware Accelerators.☆21Aug 19, 2025Updated last year
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- ☆14Jul 6, 2023Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆124Apr 1, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ordspecsim: The Swarm architecture simulator☆26Feb 15, 2023Updated 3 years ago
- RTLMeter benchmark suite☆34Oct 11, 2026Updated last week
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 4 years ago
- Code repository for Coppelia tool☆22Nov 12, 2020Updated 5 years ago
- Lean lens implementation with custom notation.☆21Jun 8, 2025Updated last year
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated 2 months ago
- UVM-SystemC reference implementation☆23Oct 9, 2026Updated last week