Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU
☆31Nov 26, 2025Updated 11 months ago
Alternatives and similar repositories for parendi
Users that are interested in parendi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Jan 7, 2024Updated 2 years ago
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- ☆20Oct 2, 2026Updated last month
- ☆52Jan 16, 2025Updated last year
- RTeAAL Sim: Using Tensor Algebra to Represent and Accelerate RTL Simulation -- ASPLOS'26☆18Mar 31, 2026Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- high-performance RTL simulator☆196Aug 4, 2026Updated 3 months ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated 2 months ago
- ☆18Mar 11, 2026Updated 7 months ago
- PipeProof☆11Dec 18, 2019Updated 6 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆38Dec 14, 2021Updated 4 years ago
- ordspecsim: The Swarm architecture simulator☆26Feb 15, 2023Updated 3 years ago
- Mirror of tachyon-da cvc Verilog simulator☆59Mar 16, 2026Updated 7 months ago
- ☆15Jun 8, 2026Updated 4 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆24Jun 30, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Our repository for NSCSCC☆21Feb 22, 2025Updated last year
- ☆17Jan 5, 2022Updated 4 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆33Feb 11, 2026Updated 8 months ago
- ☆12Jul 22, 2022Updated 4 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆40Updated this week
- (System)Verilog to Chisel translator☆125May 20, 2022Updated 4 years ago
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- ☆34Dec 16, 2021Updated 4 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 12 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- Verified graph rewriting (for dataflow circuits).☆29Oct 29, 2026Updated last week
- ☆14Jun 22, 2017Updated 9 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- Accelerator for LLM Based on Chisel3☆15Jul 16, 2026Updated 3 months ago
- Bluespec SystemVerilog extension for VS Code☆12Feb 6, 2024Updated 2 years ago
- ☆91Updated this week
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- Criticality-aware Framework for Modeling Computer Performance☆35Dec 15, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- Repo for Performance Interfaces for Hardware Accelerators.☆21Aug 19, 2025Updated last year
- Communication framework for RTL simulation and emulation.☆325Oct 26, 2026Updated last week
- A core language for rule-based hardware design 🦑☆191Dec 10, 2025Updated 10 months ago
- ☆23Oct 31, 2026Updated last week
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆30Apr 9, 2025Updated last year
- ☆10Jan 15, 2023Updated 3 years ago