epfl-vlsc / parendiLinks
Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU
☆24Updated last month
Alternatives and similar repositories for parendi
Users that are interested in parendi are comparing it to the libraries listed below
Sorting:
- ☆52Updated 11 months ago
- A Heterogeneous GPU Platform for Chipyard SoC☆40Updated 2 weeks ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆23Updated last year
- Lab assignments for the Agile Hardware Design course☆17Updated last month
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆29Updated 4 months ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- ☆18Updated last month
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated 6 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 6 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆34Updated 11 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Updated last year
- ☆22Updated last month
- ☆40Updated 8 months ago
- ☆17Updated 9 months ago
- ☆15Updated last week
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆47Updated last week
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- A Rocket-based RISC-V superscalar in-order core☆36Updated 2 months ago
- A hardware synthesis framework with multi-level paradigm☆43Updated 11 months ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- ☆108Updated last year
- ☆17Updated 2 months ago