epfl-vlsc / parendiLinks
Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU
☆22Updated last year
Alternatives and similar repositories for parendi
Users that are interested in parendi are comparing it to the libraries listed below
Sorting:
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆35Updated last month
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 5 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 3 weeks ago
- Lab assignments for the Agile Hardware Design course☆16Updated last month
- ☆17Updated 3 weeks ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆32Updated last year
- ☆17Updated 3 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆29Updated 5 months ago
- ☆44Updated 5 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆16Updated 7 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆112Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 6 months ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆43Updated 3 months ago
- ☆31Updated 3 months ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆21Updated last week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 3 weeks ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated last month
- Championship Branch Prediction 2025☆49Updated last month
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A Hardware Pipeline Description Language☆45Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 9 months ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 9 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated 2 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 3 weeks ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆36Updated 3 months ago