Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU
☆25Nov 26, 2025Updated 4 months ago
Alternatives and similar repositories for parendi
Users that are interested in parendi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Mar 15, 2026Updated 2 weeks ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆24Jun 30, 2024Updated last year
- ☆52Jan 16, 2025Updated last year
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- ☆16Jan 5, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Mar 3, 2026Updated 3 weeks ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆25Mar 8, 2026Updated 2 weeks ago
- ☆19Jan 2, 2026Updated 2 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated 2 months ago
- CPU micro benchmarks☆79Feb 11, 2026Updated last month
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- Repo for Performance Interfaces for Hardware Accelerators.☆16Aug 19, 2025Updated 7 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago
- ☆13Jun 22, 2017Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- PipeProof☆11Dec 18, 2019Updated 6 years ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- ☆68Apr 22, 2025Updated 11 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 11 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆120Apr 1, 2024Updated last year
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- rewrite subset of linux 2.6 by OOP, C++ advanced topics☆10Jul 22, 2021Updated 4 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆102Updated this week
- Criticality-aware Framework for Modeling Computer Performance☆33Dec 15, 2024Updated last year
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- Microarchitecture diagrams of several CPUs☆49Updated this week
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- Parametrized RTL benchmark suite☆25Feb 6, 2026Updated last month
- ☆14Dec 15, 2022Updated 3 years ago
- ☆14May 8, 2025Updated 10 months ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆14Aug 7, 2022Updated 3 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago