epfl-vlsc / parendi
Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU
☆19Updated 11 months ago
Alternatives and similar repositories for parendi:
Users that are interested in parendi are comparing it to the libraries listed below
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 8 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆25Updated 2 months ago
- ☆40Updated 2 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆27Updated last month
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆17Updated last month
- Fast Symbolic Repair of Hardware Design Code☆22Updated 2 months ago
- Papers, Posters, Presentations, Documentation...☆18Updated last year
- Open source RTL simulation acceleration on commodity hardware☆25Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆105Updated 11 months ago
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆38Updated 3 months ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- ILA Model Database☆22Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 9 months ago
- Lab assignments for the Agile Hardware Design course☆14Updated 11 months ago
- The RTL source for AnyCore RISC-V☆31Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆29Updated 2 months ago
- ☆13Updated 8 months ago
- ☆15Updated 2 years ago
- ☆18Updated last week
- RTLCheck☆20Updated 6 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆31Updated 3 weeks ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- A hardware synthesis framework with multi-level paradigm☆38Updated 2 months ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year