epfl-vlsc / parendiLinks
Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU
☆22Updated last year
Alternatives and similar repositories for parendi
Users that are interested in parendi are comparing it to the libraries listed below
Sorting:
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated 11 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆28Updated 5 months ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆18Updated last week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last week
- ☆41Updated 5 months ago
- ☆16Updated this week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated this week
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆33Updated last week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- Lab assignments for the Agile Hardware Design course☆14Updated 3 weeks ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆111Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- A hardware synthesis framework with multi-level paradigm☆39Updated 5 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 4 months ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated last month
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 5 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 8 months ago
- ☆15Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆16Updated 7 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆14Updated 2 months ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated last month
- HeteroCL-MLIR dialect for accelerator design☆41Updated 9 months ago