epfl-vlsc / parendiLinks
Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU
☆23Updated last year
Alternatives and similar repositories for parendi
Users that are interested in parendi are comparing it to the libraries listed below
Sorting:
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆22Updated last year
- ☆47Updated 9 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆41Updated 4 months ago
- A Heterogeneous GPU Platform for Chipyard SoC☆34Updated this week
- GL0AM GPU Accelerated Gate Level Logic Simulator☆27Updated 2 months ago
- ☆20Updated 4 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 2 weeks ago
- ☆17Updated 4 months ago
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- Lab assignments for the Agile Hardware Design course☆17Updated 4 months ago
- ☆17Updated 7 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- A hardware synthesis framework with multi-level paradigm☆41Updated 9 months ago
- ☆15Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- RISC-V SST CPU Component☆24Updated last month
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆43Updated 9 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆43Updated last week
- ☆61Updated this week
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- ☆101Updated last year
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆30Updated 9 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆14Updated 4 months ago
- CGRA framework with vectorization support.☆35Updated this week