epfl-vlsc / parendiLinks
Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU
☆23Updated last year
Alternatives and similar repositories for parendi
Users that are interested in parendi are comparing it to the libraries listed below
Sorting:
- ☆44Updated 6 months ago
- Lab assignments for the Agile Hardware Design course☆16Updated 2 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 6 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆36Updated last month
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last month
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- GL0AM GPU Accelerated Gate Level Logic Simulator☆22Updated last month
- ☆17Updated last month
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆14Updated 3 years ago
- ☆17Updated 4 months ago
- A Hardware Pipeline Description Language☆45Updated 3 weeks ago
- ordspecsim: The Swarm architecture simulator☆25Updated 2 years ago
- ☆20Updated 2 months ago
- ☆13Updated last month
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆30Updated 5 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 2 weeks ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- ☆33Updated 4 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 7 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆16Updated last week
- RISC-V SST CPU Component☆24Updated this week
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- Championship Branch Prediction 2025☆50Updated 2 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆38Updated last month
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated 2 months ago
- ☆92Updated last year