OSCPU-Zhoushan / Zhoushan

Related projects ⓘ

Alternatives and complementary repositories for Zhoushan

• OSCPU / ysyxSoC
  ☆76Updated 2 months ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 5 months ago
• RV-BOSC / OpenNoC
  ☆61Updated 2 months ago
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆116Updated this week
• OSCPU / chisel-playground
  ☆56Updated 3 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆114Updated 3 weeks ago
• lizhirui / DreamCore
  ☆63Updated 2 years ago
• OSCPU / yosys-sta
  ☆41Updated 3 months ago
• CherrySprings / CherrySprings
  ☆17Updated last year
• OpenXiangShan / GEM5
  ☆66Updated this week
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆20Updated 8 months ago
• ysyx-ta / ysyx-summer-readings
  ☆59Updated 3 months ago
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆25Updated 7 months ago
• OpenXiangShan / XS-Verilog-Library
  ☆36Updated 2 years ago
• lshpku / hwd-prefetch-study
  A Study of the SiFive Inclusive L2 Cache
  ☆43Updated 10 months ago
• lizhirui / DreamCoreV2
  ☆20Updated last year
• shawn110285 / Cookabarra
  a training-target implementation of rv32im, designed to be simple and easy to understand
  ☆54Updated 2 years ago
• github-3rr0r / RV32ISC
  A RISC-V RV32I ISA Single Cycle CPU
  ☆20Updated last year
• wataru030-XIAOHEI / My-RISCV64-CORE-writing
  一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .
  ☆24Updated 2 years ago
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆30Updated 2 weeks ago
• OSCPU / ysyx-exam
  ☆20Updated 11 months ago
• Siudya / Nanhu
  Open-source high-performance RISC-V processor
  ☆23Updated this week
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated 8 months ago
• microdynamics-cpu / tree-core-cpu
  A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …
  ☆36Updated last year
• chipsalliance / t1
  ☆118Updated this week
• TYOD-SOC / RISCV-Accelerator
  ☆35Updated 5 years ago
• sycuricon / starship
  Run rocket-chip on FPGA
  ☆60Updated 4 months ago
• XUANTIE-RV / riscv-matrix-extension-spec
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆105Updated last week