OSCPU-Zhoushan / ZhoushanLinks
Open Source Chip Project by University (OSCPU) - Zhoushan Core
☆51Updated 2 years ago
Alternatives and similar repositories for Zhoushan
Users that are interested in Zhoushan are comparing it to the libraries listed below
Sorting:
- ☆86Updated last month
- ☆64Updated last month
- ☆18Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆67Updated 3 months ago
- Pick your favorite language to verify your chip.☆49Updated last week
- ☆66Updated 9 months ago
- ☆86Updated this week
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆28Updated 2 years ago
- Modern co-simulation framework for RISC-V CPUs☆145Updated this week
- ☆64Updated 2 years ago
- Advanced Architecture Labs with CVA6☆61Updated last year
- ☆66Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- A RISC-V RV32I ISA Single Cycle CPU☆23Updated last week
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆40Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆162Updated 7 months ago
- ☆42Updated 3 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated last month
- ☆36Updated 6 years ago
- Documentation for XiangShan Design☆26Updated last week
- ☆21Updated 2 months ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆52Updated 5 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆59Updated 3 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆101Updated 3 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- ☆22Updated 2 years ago
- ☆158Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year