OSCPU-Zhoushan / Zhoushan
Open Source Chip Project by University (OSCPU) - Zhoushan Core
☆49Updated 2 years ago
Alternatives and similar repositories for Zhoushan:
Users that are interested in Zhoushan are comparing it to the libraries listed below
- ☆79Updated last month
- ☆59Updated 2 months ago
- ☆17Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated 9 months ago
- ☆63Updated last month
- Pick your favorite language to verify your chip.☆40Updated last week
- ☆22Updated last year
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆52Updated 4 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆30Updated 11 months ago
- ☆62Updated 7 months ago
- ☆63Updated 2 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆55Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- Advanced Architecture Labs with CVA6☆54Updated last year
- ☆74Updated this week
- A RISC-V RV32I ISA Single Cycle CPU☆22Updated last year
- ☆41Updated 2 years ago
- A Study of the SiFive Inclusive L2 Cache☆59Updated last year
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆26Updated 2 years ago
- some knowleage about SystemC/TLM etc.☆24Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆38Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆145Updated 5 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- 关于移植模型至gemmini的文档☆23Updated 2 years ago
- Run rocket-chip on FPGA☆65Updated 4 months ago
- Modern co-simulation framework for RISC-V CPUs☆139Updated this week
- ☆61Updated last year
- ☆128Updated 3 weeks ago
- ☆20Updated last year