Alternatives and similar repositories for EECS-470-FinalProject:

Users that are interested in EECS-470-FinalProject are comparing it to the libraries listed below

• mytbk / gem5-docs
  gem5 相关中文笔记
  ☆14Updated 3 years ago
• miaochenlu / Gem5_tutorials
  ☆18Updated last year
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆32Updated last year
• GabbedT / ApogeoRV
  A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.
  ☆16Updated last month
• shinezyy / gem5_data_proc
  data preprocessing scripts for gem5 output
  ☆17Updated last month
• CMU-SAFARI / Virtuoso
  Virtuoso is a new simulator that focuses on modelling various memory management and virtual memory aspects.
  ☆29Updated last year
• lshpku / gem5-fs-handbook
  gem5 FS模式实验手册
  ☆33Updated last year
• jieltan / OpenCompArchCourse
  ☆21Updated 3 years ago
• lshpku / gem5-runahead
  Implementing the Precise Runahead (HPCA'20) in gem5
  ☆11Updated last year
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated 11 months ago
• baichen318 / arch-explorer
  ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
  ☆31Updated last year
• OpenXiangShan / Deterload
  Xiangshan deterministic workloads generator
  ☆16Updated last week
• adamgallas / MIT_Bluespec_RISCV_Tutorial
  ☆21Updated 2 years ago
• yousei-github / ChampSim-Ramulator
  A simulator integrates ChampSim and Ramulator.
  ☆15Updated 9 months ago
• miaochenlu / learn_prefetcher
  hardware & software prefetcher
  ☆23Updated last year
• saivittalb / branch-prediction-programming
  🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.
  ☆14Updated 3 years ago
• 0xd3ba / build-your-own-prefetcher
  This repository is meant to be a guide for building your own prefetcher for CPU caches and evaluating it, using ChampSim simulator
  ☆35Updated 3 years ago
• sifferman / labs-with-cva6
  Advanced Architecture Labs with CVA6
  ☆54Updated last year
• SwarmArch / sim
  ordspecsim: The Swarm architecture simulator
  ☆24Updated 2 years ago
• RISMicroDevices / CHIron
  Open-source AMBA CHI infrastructures (supporting Issue B, E.b)
  ☆16Updated this week
• sfu-arch / X-Cache
  ☆15Updated 2 years ago
• qiyancos / gem5-with-chinese-comment
  Gem5 with chinese comment and introduction (master) and some other std gem5 version.
  ☆41Updated 3 years ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 8 months ago
• THU-DSP-LAB / ventus-gpgpu-cpp-simulator
  Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus
  ☆23Updated this week
• lizhirui / DreamCoreV2
  ☆21Updated last year
• yonseicasl / NPUsim
  NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators
  ☆26Updated last month
• cry-daniel / Computer-Architecture-Learning
  ☆58Updated 2 years ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆46Updated last year