wshenyi / EECS-470-FinalProjectLinks
A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.
☆14Updated 2 years ago
Alternatives and similar repositories for EECS-470-FinalProject
Users that are interested in EECS-470-FinalProject are comparing it to the libraries listed below
Sorting:
- gem5 相关中文笔记☆14Updated 3 years ago
- SystemVerilog implemention of the TAGE branch predictor☆12Updated 4 years ago
- Advanced Architecture Labs with CVA6☆61Updated last year
- ☆22Updated 4 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- data preprocessing scripts for gem5 output☆18Updated last week
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆17Updated last month
- ☆21Updated 2 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- ☆61Updated 2 years ago
- 给NEMU移植Linux Kernel!☆18Updated this week
- SystemC training aimed at TLM.☆29Updated 4 years ago
- GPGPU-Sim 中文注释版代码,包含 GPGPU-Sim 模拟器的最新版代码,经过中文注释,以帮助中文用户更好地理解和使用该模拟器。☆16Updated 5 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆20Updated this week
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆20Updated 7 years ago
- ☆22Updated 2 years ago
- Spike with a coherence supported cache model☆13Updated 10 months ago
- gem5 FS模式实验手册☆38Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 5 months ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆10Updated 6 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- Readings in Computer Architectures☆17Updated last month
- MIT6.175 & MIT6.375 Study Notes☆40Updated 2 years ago
- A simulator integrates ChampSim and Ramulator.☆16Updated last week