Alternatives and similar repositories for EECS-470-FinalProject

Users that are interested in EECS-470-FinalProject are comparing it to the libraries listed below

• aaronshappell / tage-predictor
  SystemVerilog implemention of the TAGE branch predictor
  ☆13Updated 4 years ago
• jieltan / OpenCompArchCourse
  ☆26Updated 4 years ago
• miaochenlu / Gem5_tutorials
  ☆22Updated 3 months ago
• arch-simulator-sig / simulator-paper
  ☆12Updated last year
• cry-daniel / Computer-Architecture-Learning
  ☆64Updated 3 years ago
• sifferman / labs-with-cva6
  Advanced Architecture Labs with CVA6
  ☆77Updated 2 years ago
• qiyancos / gem5-with-chinese-comment
  Gem5 with chinese comment and introduction (master) and some other std gem5 version.
  ☆42Updated 4 years ago
• lshpku / gem5-fs-handbook
  gem5 FS模式实验手册
  ☆44Updated 2 years ago
• mytbk / gem5-docs
  gem5 相关中文笔记
  ☆17Updated 4 years ago
• shinezyy / gem5_data_proc
  data preprocessing scripts for gem5 output
  ☆19Updated 8 months ago
• baichen318 / arch-explorer
  ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
  ☆33Updated last year
• lshpku / hwd-prefetch-study
  A Study of the SiFive Inclusive L2 Cache
  ☆68Updated 2 years ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆54Updated 3 years ago
• OpenXiangShan / GEM5
  ☆125Updated this week
• lizhirui / DreamCoreV2
  ☆22Updated 2 years ago
• Jpz-sdju / trinity
  ☆32Updated 6 months ago
• GabbedT / ApogeoRV
  A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.
  ☆20Updated 10 months ago
• f0rm2l1n / riscv-simulator-guide
  RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册
  ☆53Updated 5 years ago
• ConvolutedDog / gpgpu-sim-comments
  GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。
  ☆28Updated last year
• RISMicroDevices / CHIron
  Open-source AMBA CHI infrastructures (supporting Issue B, E.b)
  ☆33Updated last week
• stillwater-sc / RISC-V-TensorCore
  Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
  ☆62Updated 4 years ago
• kiclu / rv6
  Pipelined 64-bit RISC-V core
  ☆15Updated last year
• THU-DSP-LAB / ventus-gpgpu-cpp-simulator
  Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus
  ☆31Updated last month
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆25Updated last year
• xinchen13 / gem5-noc
  NoC simulation using gem5 (a simple tul)
  ☆14Updated last year
• SingularityKChen / SystemC-Training
  SystemC training aimed at TLM.
  ☆35Updated 5 years ago
• ucb-bar / virgo
  Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC
  ☆46Updated 3 weeks ago
• Seeker0472 / ysyx-linux
  给NEMU移植Linux Kernel!
  ☆22Updated 8 months ago
• agile-hw / labs
  Lab assignments for the Agile Hardware Design course
  ☆18Updated 2 months ago
• comparch-security / spike-cache
  Spike with a coherence supported cache model
  ☆14Updated last year