Hardware Formal Verification Tool
☆125Nov 4, 2026Updated this week
Alternatives and similar repositories for rIC3
Users that are interested in rIC3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated last year
- Reads a state transition system and performs property checking☆94Sep 12, 2025Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- Certify Model Checking Witnesses in AIGER☆14Oct 16, 2026Updated 3 weeks ago
- A fork of Yosys that integrates the CellIFT pass☆14Sep 12, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Pono: A flexible and extensible SMT-based model checker☆136Updated this week
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆75May 31, 2015Updated 11 years ago
- ☆32Nov 2, 2025Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆118Updated this week
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 3 years ago
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Equivalence checking with Yosys☆68Oct 27, 2026Updated last week
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 4 years ago
- FastPoly: An Efficient Polynomial Package for the Verification of Integer Arithmetic Circuits☆14Aug 5, 2025Updated last year
- ☆23Mar 12, 2026Updated 7 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 11 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆46Jul 17, 2024Updated 2 years ago
- ☆18Nov 19, 2023Updated 2 years ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- Research paper based on or related to ABC.☆75Jun 11, 2026Updated 4 months ago
- ☆15Dec 6, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆13Jan 20, 2023Updated 3 years ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆33Jun 23, 2025Updated last year
- AIGER And-Inverter-Graph Library☆107Feb 17, 2026Updated 8 months ago
- A generic parser and tool package for the BTOR2 format.☆50Oct 21, 2026Updated 2 weeks ago
- ☆17Jul 12, 2024Updated 2 years ago
- A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.☆144Updated this week
- SystemVerilog design elaborator into word-level netlist form☆255Updated this week
- work in progress, playing around with btor2 in rust☆16Updated this week
- ☆10Sep 29, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆12Oct 29, 2026Updated last week
- Formal verification tools for Chisel and RISC-V☆15Mar 29, 2026Updated 7 months ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 3 months ago
- This repo is for ASPLOS 2025 artifact evaluation☆13Oct 3, 2026Updated last month
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆46Apr 3, 2025Updated last year
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year