gipsyh / rIC3
A high-performance implementation of the IC3/PDR algorithm in Rust.
☆14Updated last week
Related projects ⓘ
Alternatives and complementary repositories for rIC3
- ☆14Updated 4 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆25Updated 3 months ago
- A generic parser and tool package for the BTOR2 format.☆40Updated 2 months ago
- ☆12Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆20Updated 2 years ago
- BTOR2 MLIR project☆16Updated 9 months ago
- ☆14Updated 3 years ago
- ☆12Updated 3 years ago
- A Formal Verification Framework for Chisel☆17Updated 7 months ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 5 years ago
- ☆14Updated 2 years ago
- ☆11Updated 3 years ago
- ☆11Updated 4 years ago
- CoreIR Symbolic Analyzer☆61Updated 4 years ago
- ☆11Updated 5 months ago
- Recent papers related to hardware formal verification.☆59Updated last year
- Reads a state transition system and performs property checking☆76Updated last week
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆15Updated last month
- ☆16Updated 5 months ago
- AIGER And-Inverter-Graph Library☆61Updated 5 months ago
- ILA Model Database☆20Updated 4 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆14Updated 8 years ago
- Pono: A flexible and extensible SMT-based model checker☆80Updated 3 weeks ago
- ☆12Updated 11 months ago
- ☆11Updated 3 years ago
- ☆9Updated 8 years ago
- ☆19Updated 5 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- Logic optimization and technology mapping tool.☆17Updated last year
- Research paper based on or related to ABC.☆15Updated this week