Alternatives and similar repositories for rIC3

Users that are interested in rIC3 are comparing it to the libraries listed below

• Gy-Hu / HWMCC24-benchmark
  Collection for submission (Hardware Model Checking Benchmark)
  ☆10Updated 11 months ago
• hkustgz-zhang-lab / HW-Formal-Paper
  Recent papers related to hardware formal verification.
  ☆73Updated 2 years ago
• aman-goel / avr
  Reads a state transition system and performs property checking
  ☆87Updated 3 weeks ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆42Updated 2 weeks ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆83Updated this week
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 4 years ago
• zilongwang123 / LeaVe
  A tool for checking the contract satisfaction for hardware designs
  ☆11Updated 2 weeks ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated 3 months ago
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆30Updated 5 months ago
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆110Updated this week
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆77Updated last year
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated 2 years ago
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 6 years ago
• iscas-tis / CHA
  ☆19Updated last year
• fangwenji / tacas23-wasim
  ☆12Updated 2 years ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆36Updated last year
• gipsyh / rIC3-HWMCC24
  rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission
  ☆12Updated 2 months ago
• efeslab / hardware-bugbase
  ☆19Updated last year
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆26Updated 2 years ago
• ekiwi / simulator-independent-coverage
  Project Repo for the Simulator Independent Coverage Research
  ☆21Updated 2 years ago
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆16Updated 6 years ago
• jix / kissat_extras
  A fork of the Kissat SAT solver with additional features. Supports incremental solving.
  ☆15Updated 3 years ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆88Updated 2 months ago
• gpt4rtl / AutoSVA2
  ☆17Updated last year
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• hammad-a / verilog_repair
  Automated Repair of Verilog Hardware Descriptions
  ☆33Updated 8 months ago
• achieve-lab / assertion_data_for_LLM
  ☆18Updated 8 months ago
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆23Updated 4 years ago
• RafaelTupynamba / SMTSampler
  SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints
  ☆29Updated 6 years ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆26Updated 8 months ago