antmicro / verilator-uvm-exampleLinks
Example of how to use UVM with Verilator
☆32Updated last month
Alternatives and similar repositories for verilator-uvm-example
Users that are interested in verilator-uvm-example are comparing it to the libraries listed below
Sorting:
- A padring generator for ASICs☆25Updated 2 years ago
- An automatic clock gating utility☆51Updated 9 months ago
- USB virtual model in C++ for Verilog☆32Updated last year
- Benchmarks for Yosys development☆24Updated 5 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 5 months ago
- ☆59Updated 3 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- Mutation Cover with Yosys (MCY)☆89Updated this week
- ☆33Updated 3 years ago
- PicoRV☆43Updated 5 years ago
- mantle library☆44Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Small SERV-based SoC primarily for OpenMPW tapeout☆47Updated 3 weeks ago
- Demo SoC for SiliconCompiler.☆62Updated this week
- ☆38Updated 3 years ago
- ☆27Updated 11 months ago
- Python interface to FPGA interchange format☆41Updated 3 years ago
- Prefix tree adder space exploration library☆56Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆54Updated this week
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆49Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- ☆18Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- ☆38Updated 3 years ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Updated 10 years ago