Example of how to use UVM with Verilator
☆39Feb 19, 2026Updated last month
Alternatives and similar repositories for verilator-uvm-example
Users that are interested in verilator-uvm-example are comparing it to the libraries listed below
Sorting:
- Verilator open-source SystemVerilog simulator and lint system☆23Updated this week
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- RTLMeter benchmark suite☆29Mar 15, 2026Updated last week
- ☆11Dec 15, 2023Updated 2 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Feb 25, 2023Updated 3 years ago
- ☆31Oct 2, 2023Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Aug 20, 2022Updated 3 years ago
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated last year
- Test dashboard for verification features in Verilator☆31Updated this week
- ☆17Sep 9, 2024Updated last year
- Simple UVM environment for experimenting with Verilator.☆38Updated this week
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated 10 months ago
- SystemVerilog frontend for Yosys☆210Updated this week
- ☆22Feb 3, 2026Updated last month
- datasheet generator☆30Jul 18, 2025Updated 8 months ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆99Mar 29, 2024Updated last year
- Python classes to create agnostic wave files for HDL simulator viewer☆12Mar 8, 2020Updated 6 years ago
- ☆21Mar 5, 2023Updated 3 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- LLM-Aided FPGA Design and Debug Flow☆24Aug 1, 2025Updated 7 months ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 4 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 3 weeks ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 8 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- A Python package to use FPGA development tools programmatically.☆146Mar 22, 2025Updated last year
- Python script to transform a VCD file to wavedrom format☆84Aug 18, 2022Updated 3 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Documenting Lattice's 28nm FPGA parts☆149Feb 26, 2026Updated 3 weeks ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Feb 14, 2026Updated last month
- Misc utility FPGA cores☆13Mar 21, 2023Updated 3 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- SystemVerilog linter☆379Nov 6, 2025Updated 4 months ago
- RISC-V Assembly with a C wrapper☆12Sep 23, 2019Updated 6 years ago