antmicro / verilator-uvm-exampleLinks
Example of how to use UVM with Verilator
☆27Updated 3 weeks ago
Alternatives and similar repositories for verilator-uvm-example
Users that are interested in verilator-uvm-example are comparing it to the libraries listed below
Sorting:
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- PicoRV☆43Updated 5 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- mantle library☆44Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 3 months ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- ☆33Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆88Updated this week
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 5 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- ☆26Updated 5 years ago
- ☆56Updated 3 years ago
- ☆18Updated 5 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- RISC-V processor☆32Updated 3 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 10 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- ☆27Updated 9 months ago
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- Python interface to FPGA interchange format☆41Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated 2 months ago
- Prefix tree adder space exploration library☆56Updated 11 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆48Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 10 years ago