antmicro / verilator-uvm-exampleLinks
Example of how to use UVM with Verilator
☆28Updated this week
Alternatives and similar repositories for verilator-uvm-example
Users that are interested in verilator-uvm-example are comparing it to the libraries listed below
Sorting:
- mantle library☆44Updated 2 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Updated 5 years ago
- ☆58Updated 3 years ago
- Mutation Cover with Yosys (MCY)☆88Updated this week
- ☆38Updated 3 years ago
- PicoRV☆43Updated 5 years ago
- Demo SoC for SiliconCompiler.☆62Updated 2 weeks ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- LunaPnR is a place and router for integrated circuits☆47Updated 4 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆49Updated 11 months ago
- Prefix tree adder space exploration library☆56Updated last year
- Xilinx Unisim Library in Verilog☆87Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 10 years ago
- Python interface to FPGA interchange format☆41Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆40Updated this week
- Small SERV-based SoC primarily for OpenMPW tapeout☆47Updated 6 months ago
- A library and command-line tool for querying a Verilog netlist.☆28Updated 3 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Next-Generation FPGA Place-and-Route☆10Updated 7 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- Collection of test cases for Yosys☆17Updated 3 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- ☆27Updated 9 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago