Example of how to use UVM with Verilator
☆37Feb 19, 2026Updated last week
Alternatives and similar repositories for verilator-uvm-example
Users that are interested in verilator-uvm-example are comparing it to the libraries listed below
Sorting:
- Verilator open-source SystemVerilog simulator and lint system☆22Feb 23, 2026Updated last week
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Feb 25, 2023Updated 3 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 8 years ago
- SystemVerilog synthesis tool☆228Mar 10, 2025Updated 11 months ago
- A Verilog parser for Haskell.☆36Jul 6, 2021Updated 4 years ago
- Programming with LVars, by example☆36Jul 20, 2015Updated 10 years ago
- RTLMeter benchmark suite☆29Jan 25, 2026Updated last month
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Aug 20, 2022Updated 3 years ago
- Simple UVM environment for experimenting with Verilator.☆28Feb 18, 2026Updated last week
- Test dashboard for verification features in Verilator☆30Updated this week
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated 10 months ago
- Misc utility FPGA cores☆12Mar 21, 2023Updated 2 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- datasheet generator☆30Jul 18, 2025Updated 7 months ago
- SystemVerilog frontend for Yosys☆202Feb 22, 2026Updated last week
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 4 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- Python classes to create agnostic wave files for HDL simulator viewer☆12Mar 8, 2020Updated 5 years ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 3 months ago
- ☆31Oct 2, 2023Updated 2 years ago
- ☆21Feb 3, 2026Updated 3 weeks ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- ☆16Sep 9, 2024Updated last year
- RISC-V Assembly with a C wrapper☆12Sep 23, 2019Updated 6 years ago
- ☆14Apr 14, 2021Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆99Mar 29, 2024Updated last year
- Easy SMT solver interaction☆34Feb 3, 2026Updated 3 weeks ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- LLM-Aided FPGA Design and Debug Flow☆24Aug 1, 2025Updated 7 months ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- Floating point modules for CHISEL☆32Nov 2, 2014Updated 11 years ago
- Documenting Lattice's 28nm FPGA parts☆148Updated this week
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- Writeup that goes along with this:☆16Apr 19, 2018Updated 7 years ago
- ☆21Mar 5, 2023Updated 2 years ago