Example of how to use UVM with Verilator
☆46Apr 20, 2026Updated 3 months ago
Alternatives and similar repositories for verilator-uvm-example
Users that are interested in verilator-uvm-example are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilator open-source SystemVerilog simulator and lint system☆26Updated this week
- Test dashboard for verification features in Verilator☆34Updated this week
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- ☆11Dec 15, 2023Updated 2 years ago
- Simple UVM environment for experimenting with Verilator.☆44Aug 1, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- ☆135Nov 11, 2025Updated 8 months ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆62Feb 25, 2023Updated 3 years ago
- A Python package to use FPGA development tools programmatically.☆148Mar 22, 2025Updated last year
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 7 years ago
- RTLMeter benchmark suite☆31Jul 21, 2026Updated 2 weeks ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆38Jun 24, 2026Updated last month
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆103Mar 29, 2024Updated 2 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Tools for manipulating Fast Signal Trace (FST) format waveforms.☆18Oct 22, 2025Updated 9 months ago
- ☆30Oct 2, 2023Updated 2 years ago
- CVA6 softcore contest☆23Jul 8, 2026Updated last month
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- Coverview☆32Updated this week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 3 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Mar 3, 2026Updated 5 months ago
- ☆47Jul 31, 2026Updated last week
- ☆18Sep 9, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- datasheet generator☆31Jul 18, 2025Updated last year
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆60Aug 3, 2026Updated last week
- SystemVerilog linter☆388Nov 6, 2025Updated 9 months ago
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆42Aug 1, 2026Updated last week
- Python classes to create agnostic wave files for HDL simulator viewer☆13Updated this week
- Analysis tool to assess (HW/SW) system security against fault-injection attacks☆21Jul 21, 2026Updated 2 weeks ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 7 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Jun 26, 2026Updated last month
- Simulation VCD waveform viewer, using old Motif UI☆28Apr 8, 2023Updated 3 years ago
- RISC-V Processor Implementation (RV32IM, TileLink-UL)☆27Apr 9, 2026Updated 4 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Jul 14, 2026Updated 3 weeks ago
- Python package for writing Value Change Dump (VCD) files.☆135Nov 10, 2024Updated last year
- A minimal neuromorphic chip design in SystemVerilog to learn how brain-inspired computing works from the ground up.☆29Mar 30, 2026Updated 4 months ago