Alternatives and similar repositories for sv-bugpoint

Users that are interested in sv-bugpoint are comparing it to the libraries listed below

• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang library.
  ☆64Updated this week
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆51Updated 7 months ago
• Kuree / hgdb
  Hardware generator debugger
  ☆77Updated last year
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆170Updated last week
• antmicro / verilator-verification
  Test dashboard for verification features in Verilator
  ☆28Updated this week
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆160Updated last week
• AsFigo / pyslint
  SystemVerilog Linter based on pyslang
  ☆31Updated 6 months ago
• chipsalliance / uvm-verilator
  ☆107Updated last week
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆218Updated 8 months ago
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆92Updated last year
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆101Updated last week
• pulp-platform / svase
  ☆33Updated 10 months ago
• YosysHQ-GmbH / SVA-AXI4-FVIP
  YosysHQ SVA AXI Properties
  ☆43Updated 2 years ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated last year
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆48Updated last year
• chipsalliance / UHDM-integration-tests
  ☆31Updated 2 years ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆51Updated last week
• avidan-efody / wave_rerunner
  Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.
  ☆62Updated 4 years ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆166Updated 2 weeks ago
• alainmarcel / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…
  ☆26Updated 2 months ago
• pieter3d / simview
  ☆87Updated last month
• ucsc-vama / essent
  high-performance RTL simulator
  ☆182Updated last year
• verilator / uvm
  Universal Verification Methodology (UVM) base libraries, with edits for Verilator
  ☆26Updated last month
• Intuity / forastero
  Making cocotb testbenches that bit easier
  ☆36Updated 3 weeks ago
• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆32Updated 2 years ago
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆131Updated this week
• spider-tronix / Standard-Cell-Characterization
  Open Source tool to build liberty files and for Characterizing Standard Cells.
  ☆28Updated 4 years ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆64Updated 10 months ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆119Updated 2 years ago