☆35Jan 23, 2026Updated last month
Alternatives and similar repositories for sv-bugpoint
Users that are interested in sv-bugpoint are comparing it to the libraries listed below
Sorting:
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Updated this week
- Coverview☆28Jan 29, 2026Updated last month
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- SystemVerilog file list pruner☆16Feb 18, 2026Updated last week
- work in progress, playing around with btor2 in rust☆12Updated this week
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- Connecting bv_decide to SMTLIB.☆13Jan 5, 2026Updated last month
- Test dashboard for verification features in Verilator☆30Updated this week
- ☆14Jun 7, 2021Updated 4 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 7 months ago
- A SystemVerilog language server based on the Slang library.☆131Updated this week
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- Debug waveforms with GDB☆28Nov 12, 2025Updated 3 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- SystemVerilog frontend for Yosys☆202Feb 22, 2026Updated last week
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- Extended and external tests for Verilator testing☆17Jan 25, 2026Updated last month
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- ☆31Oct 2, 2023Updated 2 years ago
- End-to-end synthesis and P&R toolchain☆94Feb 20, 2026Updated last week
- ☆16Sep 9, 2024Updated last year
- Filelist generator☆20Feb 3, 2026Updated 3 weeks ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- ☆33Jan 7, 2025Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 5 months ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆18Apr 6, 2022Updated 3 years ago
- Design files and associated documentation for Sonata PCB, part of the Sunburst Project☆20Apr 1, 2025Updated 11 months ago
- Hardware Formal Verification Tool☆88Updated this week
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 9 years ago
- ☆28Mar 31, 2025Updated 11 months ago
- Egraphs Modulo Theories☆18Jun 10, 2025Updated 8 months ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- ☆19Jan 2, 2026Updated last month
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆24Oct 15, 2025Updated 4 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆108Feb 11, 2026Updated 2 weeks ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆24Jan 17, 2025Updated last year
- ☆24Dec 4, 2025Updated 2 months ago