☆42Apr 9, 2026Updated 3 weeks ago
Alternatives and similar repositories for sv-bugpoint
Users that are interested in sv-bugpoint are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆16Mar 3, 2026Updated last month
- ☆14Jun 7, 2021Updated 4 years ago
- Coverview☆28Jan 29, 2026Updated 3 months ago
- work in progress, playing around with btor2 in rust☆12Apr 9, 2026Updated 3 weeks ago
- Connecting bv_decide to SMTLIB.☆13Jan 5, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- ☆31Oct 2, 2023Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- ☆17Sep 9, 2024Updated last year
- Debug waveforms with GDB☆30Nov 12, 2025Updated 5 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆71Updated this week
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated last month
- Extended and external tests for Verilator testing☆17Apr 23, 2026Updated last week
- Test dashboard for verification features in Verilator☆32Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆33Jan 7, 2025Updated last year
- ☆35Apr 21, 2026Updated last week
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Raw image/video data analyzer☆49Jan 29, 2025Updated last year
- SystemVerilog file list pruner☆18Mar 2, 2026Updated last month
- Design files and associated documentation for Sonata PCB, part of the Sunburst Project☆20Apr 1, 2025Updated last year
- The purpose of the repo is to support CORE-V Wally architectural verification☆18Nov 11, 2025Updated 5 months ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆29Mar 31, 2025Updated last year
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- SystemVerilog frontend for Yosys☆215Updated this week
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated 9 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- RISC-V out-of-order core for education and research purposes☆86Apr 24, 2026Updated last week
- rio-wayland shim server☆21Sep 10, 2023Updated 2 years ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆136Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆123Apr 13, 2026Updated 2 weeks ago
- SystemVerilog Linter based on pyslang☆32May 5, 2025Updated 11 months ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- LLM-Assisted Hardware Formal Verification Tool☆102Updated this week
- A SystemVerilog language server based on the Slang library.☆207Apr 23, 2026Updated last week
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 5 months ago