☆46Jul 17, 2026Updated this week
Alternatives and similar repositories for sv-bugpoint
Users that are interested in sv-bugpoint are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Mar 3, 2026Updated 4 months ago
- Coverview☆31Jun 3, 2026Updated last month
- RTLMeter benchmark suite☆31Jul 10, 2026Updated last week
- Extended and external tests for Verilator testing☆19Jul 6, 2026Updated 2 weeks ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆128Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆16May 25, 2026Updated last month
- A Python package for creating and solving constrained randomization problems.☆19Updated this week
- A SystemVerilog language server based on the Slang library.☆277Updated this week
- work in progress, playing around with btor2 in rust☆15Updated this week
- Digital Design Equivalence Checking☆78Updated this week
- Raw image/video data analyzer☆50Jan 29, 2025Updated last year
- SystemVerilog (IEEE 1800-2017) Simulator☆61Updated this week
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 4 months ago
- RISC-V out-of-order core for education and research purposes☆92Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆141Jun 25, 2026Updated 3 weeks ago
- Connecting bv_decide to SMTLIB.☆15Updated this week
- SystemVerilog compiler and language services☆1,089Updated this week
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆23Sep 19, 2023Updated 2 years ago
- ☆24Updated this week
- ☆30Oct 2, 2023Updated 2 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆60Jun 7, 2026Updated last month
- ☆17Sep 9, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆22Sep 26, 2025Updated 9 months ago
- SystemVerilog design elaborator into word-level netlist form☆238Updated this week
- Virtual Breadboard / PCB simulation for Prototyping and Educational Purposes☆15Jun 4, 2023Updated 3 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 4 months ago
- This repository contains sample code integrating Renode with Verilator☆27May 27, 2025Updated last year
- Test dashboard for verification features in Verilator☆33Updated this week
- ☆37Jul 1, 2026Updated 2 weeks ago
- LLM-Assisted Hardware Formal Verification Tool☆111Jul 13, 2026Updated last week
- ☆33Jan 7, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆34Feb 2, 2026Updated 5 months ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆19Nov 11, 2025Updated 8 months ago
- ☆27Dec 4, 2025Updated 7 months ago
- Run your tests in a configurable, emulated Linux environment with a custom kernel and access to virtual peripherals☆16Mar 5, 2026Updated 4 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆28Jan 5, 2026Updated 6 months ago
- High quality and composable RTL libraries in SystemVerilog☆43Updated this week