☆47Sep 8, 2026Updated last week
Alternatives and similar repositories for sv-bugpoint
Users that are interested in sv-bugpoint are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated last month
- Coverview☆35Sep 10, 2026Updated last week
- ☆16May 25, 2026Updated 3 months ago
- RTLMeter benchmark suite☆33Updated this week
- Extended and external tests for Verilator testing☆19Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Python package for generating HDL wrappers and top modules for HDL sources☆134Updated this week
- A Python package for creating and solving constrained randomization problems.☆19Updated this week
- A SystemVerilog language server based on the Slang library.☆321Updated this week
- ☆39Updated this week
- work in progress, playing around with btor2 in rust☆15Updated this week
- SystemVerilog file list pruner☆19Updated this week
- Digital Design Equivalence Checking☆109Updated this week
- Raw image/video data analyzer☆51Jan 29, 2025Updated last year
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆78Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V out-of-order core for education and research purposes☆99Updated this week
- ☆145Sep 10, 2026Updated last week
- Connecting bv_decide to SMTLIB.☆19Aug 27, 2026Updated 3 weeks ago
- SystemVerilog compiler and language services☆1,144Updated this week
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆24Sep 19, 2023Updated 3 years ago
- ☆27Updated this week
- ☆30Oct 2, 2023Updated 2 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆60Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆18Sep 9, 2024Updated 2 years ago
- ☆22Sep 26, 2025Updated 11 months ago
- Virtual Breadboard / PCB simulation for Prototyping and Educational Purposes☆15Jun 4, 2023Updated 3 years ago
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- SystemVerilog design elaborator into word-level netlist form☆250Updated this week
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 6 months ago
- This repository contains sample code integrating Renode with Verilator☆27May 27, 2025Updated last year
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆26Oct 15, 2025Updated 11 months ago
- Test dashboard for verification features in Verilator☆35Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆33Jan 7, 2025Updated last year
- Hardware Formal Verification Tool☆117Updated this week
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 7 months ago
- Netlist API (and more) for EDA flow development☆162Updated this week
- ☆28Dec 4, 2025Updated 9 months ago
- Run your tests in a configurable, emulated Linux environment with a custom kernel and access to virtual peripherals☆16Mar 5, 2026Updated 6 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago