☆47Aug 24, 2026Updated this week
Alternatives and similar repositories for sv-bugpoint
Users that are interested in sv-bugpoint are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated 2 weeks ago
- Coverview☆33Updated this week
- ☆16May 25, 2026Updated 3 months ago
- RTLMeter benchmark suite☆32Updated this week
- Extended and external tests for Verilator testing☆19Aug 21, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Python package for generating HDL wrappers and top modules for HDL sources☆133Updated this week
- A Python package for creating and solving constrained randomization problems.☆19Aug 10, 2026Updated 2 weeks ago
- A SystemVerilog language server based on the Slang library.☆307Updated this week
- ☆38Aug 6, 2026Updated 3 weeks ago
- work in progress, playing around with btor2 in rust☆15Aug 13, 2026Updated 2 weeks ago
- SystemVerilog file list pruner☆19Updated this week
- Digital Design Equivalence Checking☆101Updated this week
- Raw image/video data analyzer☆51Jan 29, 2025Updated last year
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆72Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V out-of-order core for education and research purposes☆95Updated this week
- ☆145Updated this week
- Connecting bv_decide to SMTLIB.☆16Updated this week
- SystemVerilog compiler and language services☆1,124Updated this week
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆24Sep 19, 2023Updated 2 years ago
- ☆25Updated this week
- ☆30Oct 2, 2023Updated 2 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆60Aug 19, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆18Sep 9, 2024Updated last year
- ☆22Sep 26, 2025Updated 11 months ago
- Virtual Breadboard / PCB simulation for Prototyping and Educational Purposes☆15Jun 4, 2023Updated 3 years ago
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- SystemVerilog design elaborator into word-level netlist form☆249Updated this week
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 5 months ago
- This repository contains sample code integrating Renode with Verilator☆27May 27, 2025Updated last year
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆26Oct 15, 2025Updated 10 months ago
- Test dashboard for verification features in Verilator☆35Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆33Jan 7, 2025Updated last year
- Hardware Formal Verification Tool☆114Jul 13, 2026Updated last month
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 6 months ago
- Netlist API (and more) for EDA flow development☆160Updated this week
- ☆28Dec 4, 2025Updated 8 months ago
- Run your tests in a configurable, emulated Linux environment with a custom kernel and access to virtual peripherals☆16Mar 5, 2026Updated 5 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago