☆47Oct 6, 2026Updated this week
Alternatives and similar repositories for sv-bugpoint
Users that are interested in sv-bugpoint are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated last month
- Coverview☆35Updated this week
- ☆16May 25, 2026Updated 4 months ago
- RTLMeter benchmark suite☆33Updated this week
- Extended and external tests for Verilator testing☆19Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A Python package for generating HDL wrappers and top modules for HDL sources☆134Updated this week
- A Python package for creating and solving constrained randomization problems.☆19Sep 24, 2026Updated 2 weeks ago
- A SystemVerilog language server based on the Slang library.☆331Sep 28, 2026Updated last week
- work in progress, playing around with btor2 in rust☆16Oct 2, 2026Updated last week
- ☆39Oct 2, 2026Updated last week
- SystemVerilog file list pruner☆19Sep 14, 2026Updated 3 weeks ago
- Digital Design Equivalence Checking☆110Updated this week
- Raw image/video data analyzer☆51Jan 29, 2025Updated last year
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆95Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- RISC-V out-of-order core for education and research purposes☆100Updated this week
- ☆147Oct 1, 2026Updated last week
- Connecting bv_decide to SMTLIB.☆19Sep 27, 2026Updated last week
- SystemVerilog compiler and language services☆1,157Updated this week
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆24Sep 19, 2023Updated 3 years ago
- ☆27Updated this week
- ☆30Oct 2, 2023Updated 3 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆61Sep 19, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆18Sep 9, 2024Updated 2 years ago
- ☆22Sep 26, 2025Updated last year
- Virtual Breadboard / PCB simulation for Prototyping and Educational Purposes☆16Jun 4, 2023Updated 3 years ago
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- SystemVerilog design elaborator into word-level netlist form☆251Updated this week
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 6 months ago
- This repository contains sample code integrating Renode with Verilator☆27May 27, 2025Updated last year
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆26Oct 15, 2025Updated 11 months ago
- Test dashboard for verification features in Verilator☆35Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆33Jan 7, 2025Updated last year
- Hardware Formal Verification Tool☆121Updated this week
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 8 months ago
- Netlist API (and more) for EDA flow development☆165Updated this week
- ☆28Dec 4, 2025Updated 10 months ago
- Run your tests in a configurable, emulated Linux environment with a custom kernel and access to virtual peripherals☆16Mar 5, 2026Updated 7 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago