☆48Oct 6, 2026Updated 3 weeks ago
Alternatives and similar repositories for sv-bugpoint
Users that are interested in sv-bugpoint are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated 2 months ago
- Extended and external tests for Verilator testing☆19Oct 16, 2026Updated last week
- Coverview☆36Oct 5, 2026Updated 3 weeks ago
- RTLMeter benchmark suite☆34Oct 19, 2026Updated last week
- ☆16May 25, 2026Updated 5 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A Python package for creating and solving constrained randomization problems.☆20Oct 16, 2026Updated 2 weeks ago
- ☆13Aug 17, 2026Updated 2 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆134Updated this week
- Raw image/video data analyzer☆51Jan 29, 2025Updated last year
- ☆12Updated this week
- A SystemVerilog language server based on the Slang library.☆346Updated this week
- Digital Design Equivalence Checking☆112Updated this week
- ☆40Updated this week
- SystemVerilog file list pruner☆19Oct 19, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SystemVerilog compiler and language services☆1,173Updated this week
- RISC-V out-of-order core for education and research purposes☆101Updated this week
- MCP server for AI agents to explore SystemVerilog/Verilog netlists: trace connectivity, walk hierarchy, jump to source - without pasting …☆17Oct 18, 2026Updated last week
- work in progress, playing around with btor2 in rust☆16Updated this week
- SystemVerilog design elaborator into word-level netlist form☆253Oct 20, 2026Updated last week
- ☆149Oct 6, 2026Updated 3 weeks ago
- Egraphs Modulo Theories☆20Jun 10, 2025Updated last year
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆120Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆404Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆30Oct 2, 2023Updated 3 years ago
- ☆18Sep 29, 2026Updated last month
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆61Sep 19, 2026Updated last month
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆24Sep 19, 2023Updated 3 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 7 months ago
- ☆24Sep 26, 2025Updated last year
- ☆18Sep 9, 2024Updated 2 years ago
- ☆29Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An experimental hardware compiler☆14Aug 21, 2026Updated 2 months ago
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆29Oct 7, 2026Updated 3 weeks ago
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- ☆15Oct 9, 2026Updated 2 weeks ago
- This repository contains sample code integrating Renode with Verilator☆27May 27, 2025Updated last year
- Connecting bv_decide to SMTLIB.☆19Oct 19, 2026Updated last week
- ☆13Aug 24, 2026Updated 2 months ago