AUCOHL / LighterLinks
An automatic clock gating utility
☆52Updated 9 months ago
Alternatives and similar repositories for Lighter
Users that are interested in Lighter are comparing it to the libraries listed below
Sorting:
- ☆33Updated last year
- ☆58Updated 10 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- ☆38Updated 3 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- SystemVerilog frontend for Yosys☆191Updated last week
- Prefix tree adder space exploration library☆56Updated this week
- Characterizer☆31Updated 2 months ago
- A configurable SRAM generator☆57Updated 5 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆45Updated last week
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Updated 10 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆163Updated 2 months ago
- Builds, flow and designs for the alpha release☆54Updated 6 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- KLayout technology files for ASAP7 FinFET educational process☆24Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆122Updated 4 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆55Updated 3 years ago
- AMC: Asynchronous Memory Compiler☆52Updated 5 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆166Updated last month
- SystemVerilog Linter based on pyslang☆31Updated 8 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Updated 4 years ago
- SpiceBind – spice inside HDL simulator☆56Updated 7 months ago
- Circuit Automatic Characterization Engine☆51Updated 11 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- ☆51Updated 11 months ago
- ☆41Updated 3 years ago
- WAL enables programmable waveform analysis.☆163Updated 2 months ago