An automatic clock gating utility
☆53Apr 15, 2025Updated last year
Alternatives and similar repositories for Lighter
Users that are interested in Lighter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Oct 14, 2026Updated 3 weeks ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆177Nov 10, 2025Updated 11 months ago
- Logic circuit analysis and optimization☆53Feb 2, 2026Updated 9 months ago
- ☆32Jan 7, 2025Updated last year
- ☆13Mar 30, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆113Jun 20, 2025Updated last year
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆23May 2, 2026Updated 6 months ago
- Open-Hardware implementation of the icsprout55-pdk☆18Oct 10, 2026Updated 3 weeks ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆382Dec 2, 2025Updated 11 months ago
- ☆133Updated this week
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- A complete open-source design-for-testing (DFT) Solution☆211Aug 30, 2025Updated last year
- RISCV Core written in Calyx☆17Aug 16, 2024Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 5 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆29Dec 1, 2022Updated 3 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 6 months ago
- RTLMeter benchmark suite☆34Updated this week
- Implementation of hMETIS☆12Aug 2, 2022Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 8 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆123Sep 20, 2023Updated 3 years ago
- Description of Apple's LEAP ISA☆17Nov 21, 2022Updated 3 years ago
- ☆14Aug 17, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Digital Design Equivalence Checking☆114Updated this week
- 55nm CMOS Open Source PDK for Digital, Analog, and Mixed-Signal Circuit Design. It supports an open-source RTL2GDS workflow for education…☆327Updated this week
- A Python library for working with logic networks, synthesis, and optimization.☆90Updated this week
- Open-source EDA framework for RTL elaboration, netlist analysis, and transformation, with C++ and Python APIs☆169Updated this week
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆16Feb 18, 2025Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆151Updated this week
- Hardware Description Library☆96Feb 17, 2026Updated 8 months ago
- Integrated Circuit Layout☆63Feb 25, 2025Updated last year
- Convert an image to a GDS format for inclusion in a zerotoasic project☆19Jun 16, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Interchange formats for chip design.☆40Feb 15, 2026Updated 8 months ago
- SystemVerilog design elaborator into word-level netlist form☆255Updated this week
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- ☆74Aug 19, 2024Updated 2 years ago
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆37Jun 17, 2026Updated 4 months ago
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago