AUCOHL / LighterLinks
An automatic clock gating utility
☆50Updated 6 months ago
Alternatives and similar repositories for Lighter
Users that are interested in Lighter are comparing it to the libraries listed below
Sorting:
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- ☆32Updated 9 months ago
- ☆38Updated 3 years ago
- ☆57Updated 6 months ago
- SystemVerilog frontend for Yosys☆166Updated this week
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- A configurable SRAM generator☆56Updated 2 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- RISC-V Nox core☆68Updated 3 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- SystemVerilog Linter based on pyslang☆31Updated 5 months ago
- Prefix tree adder space exploration library☆56Updated 11 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆115Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆37Updated 2 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- AXI Formal Verification IP☆20Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆47Updated 7 months ago
- Characterizer☆30Updated 2 months ago
- Circuit Automatic Characterization Engine☆50Updated 8 months ago
- SpiceBind – spice inside HDL simulator☆56Updated 3 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- ☆84Updated 2 years ago
- KLayout technology files for ASAP7 FinFET educational process☆21Updated 2 years ago
- ☆43Updated 3 years ago
- ☆50Updated 8 months ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆19Updated 3 months ago