gzz2000 / RoSSH
🛠Robust SSH: auto-reconnect SSH session that preserves your running shell and command. Intuitive, no server-side setup, aimed at simplicity and compatibility.
☆13Updated last year
Alternatives and similar repositories for RoSSH
Users that are interested in RoSSH are comparing it to the libraries listed below
Sorting:
- Main project, Compiler design PKU 2019 Spring☆8Updated 5 years ago
- 兆京大学班车预约 for Humans™☆27Updated last week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆27Updated 3 months ago
- Utilities for paper writing.☆11Updated 3 weeks ago
- ICS seminar 6, 2019 Fall☆11Updated 5 years ago
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Updated last month
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆10Updated this week
- ASPLOS'24: Optimal Kernel Orchestration for Tensor Programs with Korch☆34Updated last month
- ☆14Updated last month
- Being a full-stack hacker, RISCV, LLVM, and more.☆17Updated 3 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆35Updated 3 years ago
- A GPU FP32 computation method with Tensor Cores.☆20Updated 2 years ago
- TiledKernel is a code generation library based on macro kernels and memory hierarchy graph data structure.☆19Updated last year
- Course website for Advanced Operating Systems☆13Updated 3 years ago
- BOOM's Simulation Accelerator.☆14Updated 3 years ago
- Triton to TVM transpiler.☆19Updated 7 months ago
- 基于FPGA实现用户态中断硬件机制与优化操作系统内核☆9Updated last month
- A SystemVerilog implementation of MIPS32 CPU and RIP router☆22Updated 5 years ago
- A PKU-lab aiming for a compiler to compile miniC source code to RISC-V executable☆17Updated 6 years ago
- MiniVM is a virtual machine for executing Eeyore/Tigger IR.☆35Updated 3 years ago
- Project template for Artix-7 based Thinpad board☆46Updated 2 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆34Updated 3 years ago
- ☆40Updated 3 months ago
- Lower chisel memories to SRAM macros☆12Updated last year
- Framework of pa code for THU compiler principle course.☆13Updated 5 years ago
- A summary of my projects☆49Updated last month
- A router IP written in Verilog.☆13Updated 5 years ago
- Split large FIRRTL into separated modules for incremental compilation.☆10Updated 3 years ago
- Microarchitecture diagrams of several CPUs☆35Updated 2 weeks ago