Alternatives and similar repositories for RoSSH

Users that are interested in RoSSH are comparing it to the libraries listed below

• wongsingfo / paper-util
  Utilities for paper writing.
  ☆12Updated 5 months ago
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆37Updated 3 years ago
• Shlw / Books-and-Exercises
  Book reading
  ☆15Updated 5 years ago
• pku-liang / popa
  A unified programming framework for high and portable performance across FPGAs and GPUs
  ☆11Updated 6 months ago
• xmcp / pku-eutopia
  兆京大学班车预约 for Humans™
  ☆28Updated 4 months ago
• z4yx / supervisor-mips32
  计算机组成原理课程32位监控程序
  ☆50Updated 5 years ago
• thu-cs-lab / TCP-Lab-Docs
  Documentation for TCP Lab
  ☆12Updated 4 months ago
• jiegec / naiverouter
  A router IP written in Verilog.
  ☆12Updated 5 years ago
• pku-liang / Hestia
  ☆17Updated 6 months ago
• efeslab / eecs582
  Course website for Advanced Operating Systems
  ☆13Updated 3 years ago
• were / bfsh
  Being a full-stack hacker, RISCV, LLVM, and more.
  ☆18Updated 3 years ago
• jiegec / chisel-memory-lower
  Lower chisel memories to SRAM macros
  ☆12Updated last year
• thu-cs-lab / thinpad_top
  Project template for Artix-7 based Thinpad board
  ☆51Updated last week
• wangrunji0408 / rjrouter
  [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)
  ☆14Updated 4 years ago
• Synthesys-Lab / assassyn
  Asynchronous semantics for architectural simulation and synthesis.
  ☆49Updated this week
• pku-minic / first-step
  Take your first step in writing a compiler.
  ☆29Updated 4 years ago
• akothen / Hydride
  A retargetable and extensible synthesis-based compiler for modern hardware architectures
  ☆13Updated 4 months ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆35Updated 3 years ago
• pku-minic / MiniVM
  MiniVM is a virtual machine for executing Eeyore/Tigger IR.
  ☆35Updated 3 years ago
• pku-liang / Cement
  The Next-gen Language & Compiler Powering Efficient Hardware Design
  ☆29Updated 8 months ago
• TiledTensor / TiledKernel
  TiledKernel is a code generation library based on macro kernels and memory hierarchy graph data structure.
  ☆19Updated last year
• weiya711 / sam
  ☆18Updated 3 months ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆43Updated 2 weeks ago
• Yu-Maryland / Differentiable_Scheduler_ICML24
  Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.
  ☆20Updated 10 months ago
• MaxXSoft / Bossa
  BOOM's Simulation Accelerator.
  ☆14Updated 3 years ago
• pku-minic / open-test-cases
  Open test cases of PKU compiler course.
  ☆27Updated 3 years ago
• wongsingfo / pku-grad-thesis
  北京大学本科生毕业论文 latex 模版，基于 pkuthss 1.9.0 修改
  ☆26Updated 3 years ago
• SwarmArch / T4
  Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"
  ☆28Updated 3 years ago
• gcc17 / ics196
  ICS seminar 6, 2019 Fall
  ☆11Updated 5 years ago
• MashPlant / decaf-rs
  Framework of pa code for THU compiler principle course.
  ☆13Updated 5 years ago