lamda-bbo / Open3DBenchLinks
Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".
☆75Updated 6 months ago
Alternatives and similar repositories for Open3DBench
Users that are interested in Open3DBench are comparing it to the libraries listed below
Sorting:
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆60Updated 7 months ago
- The first version of TritonPart☆31Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆108Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆60Updated 6 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆149Updated 6 months ago
- GPU-based logic synthesis tool☆97Updated last month
- ☆39Updated 4 years ago
- ☆27Updated last year
- ☆90Updated 6 months ago
- Collection of digital hardware modules & projects (benchmarks)☆74Updated 3 weeks ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆167Updated 8 months ago
- The open-sourced version of BOOM-Explorer☆46Updated 2 years ago
- ☆41Updated 3 years ago
- ☆48Updated last year
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆146Updated 2 years ago
- ☆43Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 8 months ago
- Artificial Netlist Generator☆46Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated last week
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆23Updated 3 months ago
- An open-source benchmark for generating design RTL with natural language☆152Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆76Updated last month
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆85Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆141Updated 2 years ago
- ☆69Updated 2 months ago
- ☆55Updated 7 months ago
- ☆22Updated last year
- ☆24Updated last year
- ☆32Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆60Updated 11 months ago