lamda-bbo / Open3DBenchLinks
Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".
☆52Updated 3 months ago
Alternatives and similar repositories for Open3DBench
Users that are interested in Open3DBench are comparing it to the libraries listed below
Sorting:
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆54Updated 3 months ago
- The first version of TritonPart☆28Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆51Updated 3 months ago
- ☆86Updated 2 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- GPU-based logic synthesis tool☆90Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆61Updated last week
- ☆23Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆138Updated 3 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 4 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆155Updated 4 months ago
- ☆34Updated 4 years ago
- ☆31Updated last year
- ☆57Updated last week
- ☆53Updated 3 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆17Updated 2 years ago
- ☆39Updated 2 years ago
- ☆37Updated last year
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆52Updated last year
- ☆44Updated last year
- ☆23Updated 10 months ago
- An open-source benchmark for generating design RTL with natural language☆130Updated 10 months ago
- Dataset for ML-guided Accelerator Design☆38Updated 10 months ago
- Artificial Netlist Generator☆42Updated last year
- ☆77Updated 3 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆24Updated last year
- ☆91Updated 2 months ago