lamda-bbo / Open3DBenchLinks
Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".
☆66Updated 5 months ago
Alternatives and similar repositories for Open3DBench
Users that are interested in Open3DBench are comparing it to the libraries listed below
Sorting:
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆55Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- ☆89Updated 5 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆107Updated last year
- The first version of TritonPart☆29Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆142Updated 5 months ago
- ☆35Updated 4 years ago
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆139Updated 2 years ago
- GPU-based logic synthesis tool☆93Updated last week
- The open-sourced version of BOOM-Explorer☆46Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆69Updated last week
- ☆25Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆86Updated 6 months ago
- An open-source benchmark for generating design RTL with natural language☆142Updated last year
- ☆62Updated 3 weeks ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆160Updated 6 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- ☆55Updated 5 months ago
- ☆21Updated 11 months ago
- ☆40Updated last year
- ☆31Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆82Updated last year
- ☆40Updated 2 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆75Updated 3 weeks ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- ☆76Updated 5 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆52Updated 11 months ago
- ☆92Updated 4 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- ☆47Updated last year