dtcxzyw / static-keyLinks
Header-only C/C++ static keys to avoid the overhead of conditional branches
☆14Updated last year
Alternatives and similar repositories for static-key
Users that are interested in static-key are comparing it to the libraries listed below
Sorting:
- An implementation of memcpy for amd64 with clang/gcc☆15Updated 3 years ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Updated 2 weeks ago
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆24Updated 3 months ago
- RV32I by cats☆16Updated 2 years ago
- Relaxed Rust (for cats)☆15Updated 5 years ago
- My knowledge base☆67Updated 2 weeks ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- A 3d printed case design for Lichee Pi 4A☆12Updated 2 years ago
- compile-time DFA-based regular expression engine with C++ template and constexpr☆55Updated 5 years ago
- An April fools joke, a llvm backend to CMake☆48Updated 4 years ago
- CIDR union / subtraction☆15Updated last week
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 4 years ago
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆26Updated 3 months ago
- A Rust style C++ library.☆19Updated 3 years ago
- Unofficial LoongArch Intrinsics Guide☆60Updated last month
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Updated 5 years ago
- Apple Silicon TSO Enabler for Linux☆17Updated last year
- A hand-written recursive decent Verilog parser.☆10Updated 3 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- What if everything is a io_uring?☆16Updated 2 years ago
- Verilog code of Loongson's GS132 core☆12Updated 5 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Updated 2 years ago
- Paging Debug tool for GDB using python☆13Updated 3 years ago
- Linux porting to NonTrivialMIPS (based on linux-stable)☆12Updated 6 years ago
- Convert shared libraries into relocatable objects☆10Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Binary translation in Rust☆13Updated 5 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Updated 3 years ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 7 years ago