Alternatives and similar repositories for static-key

Users that are interested in static-key are comparing it to the libraries listed below

• CircuitCoder / MeowRust
  Relaxed Rust (for cats)
  ☆14Updated 6 years ago
• SchrodingerZhu / memcpy-amd64
  An implementation of memcpy for amd64 with clang/gcc
  ☆15Updated 3 years ago
• revyos / xuantie-c900-bugs
  Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920
  ☆27Updated 5 months ago
• trivialmips / linux-nontrivial-mips
  Linux porting to NonTrivialMIPS (based on linux-stable)
  ☆12Updated 6 years ago
• jiegec / apple-pmu
  Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS
  ☆16Updated 3 weeks ago
• CircuitCoder / mill
  RV32I by cats
  ☆15Updated 2 years ago
• cyyself / m1tso-linux
  Apple Silicon TSO Enabler for Linux
  ☆17Updated last month
• jiegec / verilog-lang
  A hand-written recursive decent Verilog parser.
  ☆10Updated 3 years ago
• monkey2000 / LPi4A-Case
  A 3d printed case design for Lichee Pi 4A
  ☆11Updated 2 years ago
• pdlan / static-regex
  compile-time DFA-based regular expression engine with C++ template and constexpr
  ☆55Updated 6 years ago
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated 2 years ago
• akemimadoka / LLVMCMakeBackend
  An April fools joke, a llvm backend to CMake
  ☆48Updated 4 years ago
• meow-chip / MeowRouter
  A hardware accelerated IP packet forwarder running on programmable ICs
  ☆15Updated 2 years ago
• jiegec / SPECCPU2017Harmony
  Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT
  ☆32Updated 6 months ago
• jiegec / kb
  My knowledge base
  ☆75Updated last week
• twd2 / fpga-nat64
  A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.
  ☆30Updated 5 years ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Updated 3 years ago
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆14Updated 3 years ago
• FlyGoat / cpu_gs132
  Verilog code of Loongson's GS132 core
  ☆12Updated 6 years ago
• cyyself / cyyrv64
  My RV64 CPU (Work in progress)
  ☆19Updated 3 years ago
• dramforever / ixayoi
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Updated 4 years ago
• Oyami-Srk / RISCV-GDB-Paging
  Paging Debug tool for GDB using python
  ☆13Updated 3 years ago
• char-fish-after-lunch / SystemOnCat
  An SoC with multiple RISC-V IMA processors.
  ☆19Updated 7 years ago
• jiegec / verilog-format
  A naive verilog/systemverilog formatter
  ☆21Updated 9 months ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• Cytosine2020 / crust
  A Rust style C++ library.
  ☆19Updated 3 years ago
• KireinaHoro / khemu
  Binary translation in Rust
  ☆13Updated 5 years ago
• CircuitCoder / cidr-calc
  CIDR union / subtraction
  ☆14Updated 3 weeks ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆32Updated 3 years ago
• jiegec / unofficial-loongarch-intrinsics-guide
  Unofficial LoongArch Intrinsics Guide
  ☆63Updated 4 months ago