Alternatives and similar repositories for static-key

Users that are interested in static-key are comparing it to the libraries listed below

• CircuitCoder / MeowRust
  Relaxed Rust (for cats)
  ☆14Updated 6 years ago
• monkey2000 / LPi4A-Case
  A 3d printed case design for Lichee Pi 4A
  ☆11Updated 2 years ago
• CircuitCoder / mill
  RV32I by cats
  ☆15Updated 2 years ago
• SchrodingerZhu / memcpy-amd64
  An implementation of memcpy for amd64 with clang/gcc
  ☆15Updated 4 years ago
• jiegec / apple-pmu
  Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS
  ☆16Updated last month
• pdlan / static-regex
  compile-time DFA-based regular expression engine with C++ template and constexpr
  ☆55Updated 6 years ago
• jiegec / kb
  My knowledge base
  ☆78Updated last week
• jiegec / verilog-lang
  A hand-written recursive decent Verilog parser.
  ☆10Updated last week
• dramforever / ixayoi
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Updated 4 years ago
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated 2 years ago
• meow-chip / MeowRouter
  A hardware accelerated IP packet forwarder running on programmable ICs
  ☆15Updated 3 years ago
• cyyself / cyyrv64
  My RV64 CPU (Work in progress)
  ☆19Updated 3 years ago
• revyos / xuantie-c900-bugs
  Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920
  ☆28Updated 7 months ago
• KireinaHoro / khemu
  Binary translation in Rust
  ☆13Updated 5 years ago
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆14Updated 4 years ago
• FlyGoat / cpu_gs132
  Verilog code of Loongson's GS132 core
  ☆12Updated 6 years ago
• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆20Updated 3 years ago
• jiegec / SPECCPU2017Harmony
  Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT
  ☆32Updated 7 months ago
• trivialmips / linux-nontrivial-mips
  Linux porting to NonTrivialMIPS (based on linux-stable)
  ☆12Updated 6 years ago
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆16Updated 3 years ago
• twd2 / fpga-nat64
  A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.
  ☆30Updated 5 years ago
• plctlab / riscv-cluster
  Towards a million-node RISC-V cluster.
  ☆14Updated 11 months ago
• jiegec / la-inst
  Examine and discover LoongArch instructions
  ☆22Updated 7 months ago
• tqyaaaaang / Hyper-OS
  Operating System Simulator
  ☆18Updated 6 years ago
• akemimadoka / LLVMCMakeBackend
  An April fools joke, a llvm backend to CMake
  ☆48Updated 4 years ago
• sekirio-rs / Kuro
  Linux io_uring based c++ 20 coroutine library
  ☆28Updated 3 years ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Updated 3 years ago
• jiegec / unofficial-loongarch-intrinsics-guide
  Unofficial LoongArch Intrinsics Guide
  ☆68Updated last month
• jiegec / naiverouter
  A router IP written in Verilog.
  ☆12Updated 6 years ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆32Updated 3 years ago