mikeurbach / egg-netlist-synthesizerLinks
Using e-graphs to synthesize netlists from boolean logic.
☆14Updated last year
Alternatives and similar repositories for egg-netlist-synthesizer
Users that are interested in egg-netlist-synthesizer are comparing it to the libraries listed below
Sorting:
- BTOR2 MLIR project☆26Updated last year
- 21st century electronic design automation tools, written in Rust.☆30Updated last week
- A Hardware Pipeline Description Language☆44Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated last week
- Verilog AST☆21Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 4 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated 11 months ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆28Updated 5 months ago
- The PE for the second generation CGRA (garnet).☆17Updated last month
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- ☆19Updated 11 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 2 weeks ago
- Logic circuit analysis and optimization☆40Updated 8 months ago
- Equivalence checking with Yosys☆44Updated last week
- ☆23Updated 4 years ago
- Fast PnR toolchain for CGRA☆18Updated 10 months ago
- Open-source RTL logic simulator with CUDA acceleration☆21Updated last week
- ☆18Updated last year
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆14Updated 2 years ago
- an experiment to run plugin in firtool pipeline☆9Updated last year
- ☆15Updated 2 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆11Updated last year
- ☆13Updated 4 years ago
- Hardware generator debugger☆74Updated last year
- ILA Model Database☆22Updated 4 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 8 months ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆15Updated last week
- FPGA synthesis tool powered by program synthesis☆49Updated last month
- Fast Symbolic Repair of Hardware Design Code☆24Updated 5 months ago