mikeurbach / egg-netlist-synthesizerView external linksLinks
Using e-graphs to synthesize netlists from boolean logic.
☆14Jul 26, 2023Updated 2 years ago
Alternatives and similar repositories for egg-netlist-synthesizer
Users that are interested in egg-netlist-synthesizer are comparing it to the libraries listed below
Sorting:
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 10 months ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated 3 weeks ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- The LLHD reference simulator.☆39Aug 26, 2020Updated 5 years ago
- ☆15Dec 9, 2025Updated 2 months ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- ☆52Jan 16, 2025Updated last year
- ☆14Jan 3, 2018Updated 8 years ago
- [ASICON'25] User-friendly lithography simulation engine for full-chip scale mask optimization☆36Dec 17, 2025Updated 2 months ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Symbolic Geometric Algebra with E-Graphs☆19Oct 11, 2023Updated 2 years ago
- egraph <-> json☆16Dec 29, 2025Updated last month
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated 2 weeks ago
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- ☆16Jan 5, 2022Updated 4 years ago
- ☆16Jul 3, 2023Updated 2 years ago
- The PE for the second generation CGRA (garnet).☆18Apr 25, 2025Updated 9 months ago
- Run wavedrom in typst☆18Apr 9, 2025Updated 10 months ago
- ☆20Sep 24, 2025Updated 4 months ago
- Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…☆100Jan 17, 2023Updated 3 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 5 months ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- A Hardware Pipeline Description Language☆49Jul 12, 2025Updated 7 months ago
- ☆20Mar 1, 2021Updated 4 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- A toy compiler for NumPy array expressions that uses e-graphs and MLIR☆116Aug 11, 2025Updated 6 months ago
- A translation validation framework for MLIR☆92Mar 19, 2025Updated 10 months ago
- Integer Multiplier Generator for Verilog☆23Jul 4, 2025Updated 7 months ago
- ☆24May 17, 2024Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Jul 17, 2023Updated 2 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Jan 21, 2026Updated 3 weeks ago
- A feature complete bibtex parser using nom☆25Dec 22, 2025Updated last month
- The source code to the Voss II Hardware Verification Suite☆56Updated this week
- Integrated Circuit Layout☆57Feb 25, 2025Updated 11 months ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year