Using e-graphs to synthesize netlists from boolean logic.
☆14Jul 26, 2023Updated 3 years ago
Alternatives and similar repositories for egg-netlist-synthesizer
Users that are interested in egg-netlist-synthesizer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆40Oct 8, 2026Updated last week
- Rust bindings for CIRCT☆19Apr 20, 2024Updated 2 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- The LLHD reference simulator.☆40Aug 26, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- egraph <-> json☆18Dec 29, 2025Updated 9 months ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Mar 2, 2023Updated 3 years ago
- ☆52Jan 16, 2025Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- E-Graphs, natively in MLIR☆47Updated this week
- A stream to RTL compiler based on MLIR and CIRCT☆17Nov 15, 2022Updated 3 years ago
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A translation validation framework for MLIR☆104Mar 19, 2025Updated last year
- ☆14Jan 3, 2018Updated 8 years ago
- Run wavedrom in typst☆21Apr 9, 2025Updated last year
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- A standalone structural (gate-level) verilog parser☆43Updated this week
- [ISPD'24] FuILT: Full Chip ILT System With Boundary Healing☆26Nov 4, 2025Updated 11 months ago
- ☆16Jul 3, 2023Updated 3 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- ☆13Mar 28, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆17Jan 5, 2022Updated 4 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 3 months ago
- Rust binary Github Actions workflows template.☆17Dec 7, 2019Updated 6 years ago
- ☆14Oct 11, 2024Updated 2 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆29Feb 24, 2026Updated 7 months ago
- ☆21Mar 3, 2026Updated 7 months ago
- FYP on using e-graphs to solve smt bitvector problems☆16Jun 24, 2025Updated last year
- ☆15Sep 30, 2026Updated 2 weeks ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆56Jul 17, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Python library that provides methods for Boolean circuit manipulation, analysis, and synthesis☆39Updated this week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆46Jul 17, 2024Updated 2 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆20Updated this week
- MLIR+EqSat☆32Jan 10, 2026Updated 9 months ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated last year