mikeurbach / egg-netlist-synthesizerLinks
Using e-graphs to synthesize netlists from boolean logic.
☆14Updated 2 years ago
Alternatives and similar repositories for egg-netlist-synthesizer
Users that are interested in egg-netlist-synthesizer are comparing it to the libraries listed below
Sorting:
- 21st century electronic design automation tools, written in Rust.☆31Updated this week
- A Hardware Pipeline Description Language☆48Updated 3 months ago
- BTOR2 MLIR project☆26Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- Verilog AST☆21Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆31Updated 2 months ago
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- ☆19Updated last year
- Logic circuit analysis and optimization☆42Updated 2 months ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated 2 years ago
- Equivalence checking with Yosys☆49Updated 2 weeks ago
- FPGA synthesis tool powered by program synthesis☆51Updated 2 weeks ago
- Fast PnR toolchain for CGRA☆18Updated last year
- ☆40Updated 4 years ago
- ☆104Updated 3 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆15Updated 3 years ago
- design and verification of asynchronous circuits☆41Updated 2 weeks ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- Hardware generator debugger☆76Updated last year
- A SystemVerilog language server based on the Slang library.☆47Updated this week
- The PE for the second generation CGRA (garnet).☆17Updated 5 months ago
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- ☆13Updated 4 years ago
- ☆23Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆30Updated 9 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated last year
- ☆19Updated last year