mikeurbach / egg-netlist-synthesizerLinks
Using e-graphs to synthesize netlists from boolean logic.
☆14Updated last year
Alternatives and similar repositories for egg-netlist-synthesizer
Users that are interested in egg-netlist-synthesizer are comparing it to the libraries listed below
Sorting:
- 21st century electronic design automation tools, written in Rust.☆30Updated this week
- A Hardware Pipeline Description Language☆45Updated last year
- BTOR2 MLIR project☆26Updated last year
- Verilog AST☆21Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 3 weeks ago
- Logic circuit analysis and optimization☆43Updated this week
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated 11 months ago
- Equivalence checking with Yosys☆45Updated this week
- Fast PnR toolchain for CGRA☆18Updated 11 months ago
- The PE for the second generation CGRA (garnet).☆17Updated 2 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆29Updated 5 months ago
- ☆19Updated last year
- ☆103Updated 3 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆15Updated 2 years ago
- RTLCheck☆22Updated 6 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated last year
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 8 months ago
- FPGA synthesis tool powered by program synthesis☆51Updated this week
- ☆40Updated 3 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- ☆23Updated 4 years ago
- ILA Model Database☆23Updated 4 years ago
- Random Generator of Btor2 Files☆10Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 5 months ago
- The source code to the Voss II Hardware Verification Suite☆55Updated 2 weeks ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 3 weeks ago
- Hardware generator debugger☆74Updated last year