mikeurbach / egg-netlist-synthesizer
Using e-graphs to synthesize netlists from boolean logic.
☆14Updated last year
Alternatives and similar repositories for egg-netlist-synthesizer:
Users that are interested in egg-netlist-synthesizer are comparing it to the libraries listed below
- BTOR2 MLIR project☆25Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆19Updated 2 months ago
- A Hardware Pipeline Description Language☆44Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆27Updated 7 months ago
- CoreIR Symbolic Analyzer☆64Updated 4 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆27Updated last month
- ☆40Updated 3 years ago
- 21st century electronic design automation tools, written in Rust.☆18Updated this week
- Fast PnR toolchain for CGRA☆18Updated 7 months ago
- Verilog AST☆21Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆13Updated 2 years ago
- ☆17Updated 8 months ago
- The PE for the second generation CGRA (garnet).☆17Updated last week
- Logic circuit analysis and optimization☆33Updated 4 months ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated last year
- Hardware Model Checker☆39Updated this week
- Fast Symbolic Repair of Hardware Design Code☆22Updated last month
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆25Updated last month
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- DASS HLS Compiler☆29Updated last year
- Papers, Posters, Presentations, Documentation...☆18Updated last year
- ☆23Updated 4 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- ☆15Updated 2 years ago
- ☆39Updated last month
- ☆17Updated 9 months ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆13Updated 3 months ago
- FPGA synthesis tool powered by program synthesis☆41Updated 3 months ago