Alternatives and similar repositories for egg-netlist-synthesizer

Users that are interested in egg-netlist-synthesizer are comparing it to the libraries listed below

• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆31Updated this week
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated 3 months ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆46Updated 2 months ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆42Updated last month
• iscas-tis / CHA
  ☆19Updated last year
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 4 years ago
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆17Updated 5 months ago
• Kuree / cgra_pnr
  Fast PnR toolchain for CGRA
  ☆18Updated last year
• broccolimicro / loom
  design and verification of asynchronous circuits
  ☆40Updated this week
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆30Updated last month
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆14Updated 3 years ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆46Updated last week
• rdaly525 / coreir
  ☆103Updated 3 years ago
• euphoric-hardware / simcommand
  SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.
  ☆14Updated 2 years ago
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• vegaluisjose / reticle
  ☆40Updated 4 years ago
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆50Updated 2 years ago
• UCSBarchlab / owl
  Control Logic Synthesis: Drawing the Rest of the OWL
  ☆13Updated last year
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆36Updated last year
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆52Updated 2 months ago
• IBM / chiffre
  A fault-injection framework using Chisel and FIRRTL
  ☆37Updated 2 weeks ago
• Kuree / hgdb
  Hardware generator debugger
  ☆76Updated last year
• StanfordAHA / lake
  Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…
  ☆22Updated last month
• tdb-alcorn / chisel-formal
  ☆23Updated 4 years ago
• AzizZayed / DialEgg
  MLIR+EqSat
  ☆18Updated last month
• Gy-Hu / HWMCC24-benchmark
  Collection for submission (Hardware Model Checking Benchmark)
  ☆10Updated 11 months ago
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang parser and library.
  ☆36Updated this week
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆23Updated 2 months ago